Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior TPU Performance Co-Design Engineer (LLM Serving)

Google

Google Cloud is seeking a Senior Performance Co-Design Engineer for TPU work in Sunnyvale to optimize serving performance of large language models on custom AI silicon. You will analyze current and emerging models, build tools to probe bottlenecks, and influence architecture choices with hardware and software partners. The role centers on LLM inference latency and throughput, collaborating with researchers and engineers to push the frontier of enterprise AI on Google Cloud infrastructure, with a #J-18808-Ljbffr Google

Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the Senior TPU Performance Co-Design Engineer (LLM Serving) in Sunnyvale, CA vacancy
  • $174k - $252k

    Conduct comprehensive serving performance studies on (...  ...hardware teams to co-design architectural...  ...Language Model (LLM) inference latency...  ...roadmap for future TPU/Cloud Silicon architectures...  ..., Electrical Engineering, Computer...  ...learning models.As a Senior Performance Co-... 
    Senior
    Performance
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  •  ...technology, infrastructure, and talent. The TPU Chip Architecture and Performance Co-design team optimizes Google's custom AI...  ...LLMs, on our own hardware. As a Senior Performance Co-design Engineer, you will focus on LLM Serving Studies, analyzing and optimizing serving... 
    Senior
    Performance

    Google Inc.

    Sunnyvale, CA
    1 day ago
  • Google Cloud’s TPU Chip Architecture and Performance Co-design team seeks a Senior Performance Co-Design Engineer to drive LLM serving studies and optimize serving performance on our custom AI silicon. You’ll partner with researchers and hardware teams to balance latency... 
    Senior
    Performance

    Socket.dev

    Sunnyvale, CA
    1 day ago
  • $174k - $252k

     ...Science, Electrical Engineering, Computer...  ...experience in performance modeling/engineering...  ...architecture, co-design, or systems...  ...learning inference/serving optimizations....  ...models. The TPU Chip Architecture...  ...learning models. As a Senior Performance Co-...  ...and conduct LLM Serving Studies... 
    Senior
    Performance
    Worldwide

    Socket.dev

    Sunnyvale, CA
    1 day ago
  • $174k - $252k

    Senior Performance Co-design Engineer, LLM Training Google, Sunnyvale, CA, USA Mid Experience driving progress, solving...  ...evolution of advanced models. The TPU Chip Architecture and Performance Co...  ...is representative of the users we serve, creating a culture of belonging,... 
    Senior
    Performance
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  • Google Sunnyvale is seeking a Senior Performance Co-design Engineer for LLM training to shape future ML accelerators and ensure efficient training across current...  ...build modeling infrastructure and tooling, and influence the roadmap for TPU/Cloud Silicon #J-18808-Ljbffr Google
    Senior
    Performance

    Google

    Sunnyvale, CA
    1 day ago
  • Google Sunnyvale is seeking a Senior Performance Co-design Engineer focused on LLM training to drive the hardware-software co-design for next-gen ML accelerators. You will lead modeling, analyze bottlenecks, and partner with ML researchers to optimize training workloads... 
    Senior
    Performance

    Google Inc.

    Sunnyvale, CA
    1 day ago
  • Google Cloud’s TPU Chip Architecture and Performance Co-design team seeks a Senior Performance Engineer in Sunnyvale to optimize AI silicon for large language model training. You will study training workloads for 1P and 3P models, shaping hardware and software architectures... 
    Senior
    Performance

    Socket.dev

    Sunnyvale, CA
    1 day ago
  • $192k - $278k

     ...software stack to enable performant training and serving of large ML models....  ...across hardware design, compiler development...  ...degree in Electrical Engineering, Computer Engineering...  ...or hardware-software co-design.Experience developing...  ...drive cutting-edge TPU (Tensor Processing... 
    Performance
    Worldwide

    Google

    Sunnyvale, CA
    8 hours ago
  • $240k - $334k

    TPU Co-Design Engineer, Google Cloud Google Sunnyvale, CA, USA Advanced Experience...  ...developing systems for performance modeling, simulation, or...  ...AI/ML-driven systems. As a Senior Staff Co-Design Engineer on...  ...machine learning training and serving capabilities. You will... 
    Performance
    Worldwide
    Shift work

    Google

    Sunnyvale, CA
    1 day ago
  • Google Cloud in Sunnyvale, CA seeks a Senior TPU Co-Design Engineer to shape AI/ML hardware acceleration and drive TPU architecture across training and inference. You will bridge research, software, and hardware teams to maximize scalability, quality, and efficiency of... 
    Senior

    Google

    Sunnyvale, CA
    1 day ago
  • $168k - $264.5k

     ...shipment. NVIDIA's Silicon Co-Design Group sits at the convergence...  ...: escapes, yield loss, and performance loss. We're hiring a Senior Manufacturing & System Co-Design Workflow Engineer to lead the methodology and...  ...are today depending on an LLM-backed tool you built.... 
    Senior
    Performance
    Immediate start

    NVIDIA

    Santa Clara, CA
    1 day ago
  • Google is seeking a Staff Co-Design Engineer to shape the TPU architecture and accelerate AI/ML hardware....  ...research and engineering to push the performance and efficiency of TPU-based systems...  ...the roadmap for training and serving at scale and collaborating with partners... 
    Performance

    Socket.dev

    Sunnyvale, CA
    4 days ago
  • Google is seeking a Staff Co-Design Engineer to shape AI/ML hardware acceleration with TPU architecture integration. You’ll help...  ...teams to deliver high-performance accelerators. You will bridge...  ...production deployment for scalable ML serving and training. #J-18808-Ljbffr... 
    Performance

    Google

    Sunnyvale, CA
    2 days ago
  • Google Cloud TPU is seeking a Co-Design Engineer in Sunnyvale, CA to shape AI/ML hardware acceleration. You...  ...hardware design, and contribute to performance-focused silicon solutions powering...  ...power, and scale in state-of-the-art serving and training #J-18808-Ljbffr... 
    Performance

    Google

    Sunnyvale, CA
    1 day ago
  • $163k - $237k

     ...microarchitecture and RTL execution to deliver high-performance network design components which meet strict power,...  ...:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer...  ...an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology... 
    Senior
    Performance
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  •  ...is shaping the future of AI/ML hardware acceleration with TPU architecture, delivering high-performance, power-efficient accelerators for training and serving massive ML models. As Senior Staff Co-Design Engineer, you will bridge model architecture innovation and... 
    Senior
    Performance

    Google

    Sunnyvale, CA
    2 days ago
  • $240k - $333k

     ...ensuring unparalleled performance for the training and serving of large ML models....  ...across hardware engineering, compiler development...  ...hardware-software co-design.Experience...  ...drive cutting-edge TPU (Tensor Processing...  ...driven systems. As a Senior Staff Co-Design Engineer... 
    Senior
    Performance
    Worldwide
    Shift work

    Google

    Sunnyvale, CA
    4 days ago
  • $156k - $229k

    TPU Design Engineer, Silicon Google - Mountain View, CA, USA; San Diego, CA, USA Mid Experience...  ...synthesis techniques to optimize RTL code, performance and power as well as low-power design...  ...is representative of the users we serve, creating a culture of belonging, and... 
    Performance
    Full time
    Worldwide

    Google

    Mountain View, CA
    1 day ago
  • $138k - $198k

     ...to drive cutting‑edge TPU (Tensor Processing Unit...  ...worldwide, and leverage your design and verification...  ...flows. As an RTL Design Engineer on the TPU team, you will...  ...optimizing for performance, power, and area. Experience...  ...representative of the users we serve, creating a culture of... 
    Performance
    Worldwide

    Google Inc.

    Sunnyvale, CA
    1 day ago
  • $163k - $236k

     ...document the microarchitecture for digital designs within the TPU.Partner with Verification to develop...  ...of internal design tools, flows, and engineering methodologies.Minimum qualifications:...  ...design.Experience in optimizing for performance, power, and area.Cross-functional... 
    Senior
    Performance
    Worldwide

    Google

    Sunnyvale, CA
    4 days ago
  • $196k - $310.5k

     ...NVIDIA is seeking an outstanding Platform Design Engineer to join our Circuit Solutions Group...  ...product to manufacturing and partners, and serve as the primary interface to the Silicon...  ...and ensure the design meets the performance and testing requirements.Hands-on development... 
    Senior
    Performance
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $163k - $236k

     ...Drive RTL development, debug functional/performance simulations.Meet schedule commitments...  ...qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science...  ....8 years of experience with RTL design using Verilog/System Verilog and microarchitecture... 
    Senior
    Performance
    Worldwide

    Google

    Mountain View, CA
    1 day ago
  • $210.87k - $329.86k

     ...high-impact, visionary Senior Principal AI Engineer to architect, design, and oversee the next generation...  ...-Tuned Enterprise LLM," transforming massive,...  ...visibilitytechnology role. You will serve as the lead and...  ...analysis of board performance. This system enables engineering... 
    Senior
    Performance
    Temporary work
    Work at office
    Local area
    Worldwide
    Shift work

    Celestica

    San Jose, CA
    8 hours ago
  • $161.55k - $317.6k

     ...Manufacturing Development Customer Engineering (MDCE) is Intel's newest...  ...to launch HVM operations serving global foundry customers....  ...: We seek an experienced Senior Staff Collateral Design and DFM Engineer to join...  ...improvements in performance, yield, and ramp speed across... 
    Senior
    Performance
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    1 day ago
  • $174k - $253k

    Senior Software Engineer, ML Compilers, TPU, YouTube corporate_fare YouTube place...  ...experience with software design and architecture....  ...correctness and performance issues at all levels...  ...and TPU compiler co-design, with opportunities...  ...of the users we serve, creating a culture... 
    Senior
    Performance

    Google Inc.

    Mountain View, CA
    5 days ago
  • $262k - $365k

     ...project strategy, ML design, and working with...  ...degree or PhD in Engineering, Computer Science,...  .... Experience in performance analysis and debugging...  ...Processing Unit (TPU) service. We...  ...maintain ML training and serving benchmarks that...  ...). Participate in co-designing models that... 
    Senior
    Performance
    Worldwide

    Socket

    Sunnyvale, CA
    1 day ago
  • $184k - $287.5k

    We are now looking for a Senior Deep Learning Architect, LLM Inference!NVIDIA is at the...  ...on inference server performance optimization for Large Language...  ...terms like disaggregated serving, data parallel attention,...  ....Collaborate with engineers from AI startup companies... 
    Senior
    Performance
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $152k - $241.5k

     ...NVIDIA’s TensorRT Edge-LLM team and help shape...  ...autoregressive model serving capabilities, including...  ...and KV cache management.Design and implement compiler...  ...robotics to deliver high-performance, production-ready...  ..., Electrical/Computer Engineering, or a closely related... 
    Senior
    Performance
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $174.72k - $295.68k

     ...build strong foundation for LLM deployment and quality sign-off...  ...research team to establish performance estimates and prove model feasibility...  ...QAT orchestration workflows.Serve as the primary interface with...  ...programming and software engineering skills.Ability to work... 
    Senior
    Performance
    Full time

    XPENG Motors

    Santa Clara, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior TPU Performance Co-Design Engineer (LLM Serving). Be the first to apply!