Staff TPU Architecture Co-Design Engineer
Google is seeking a Staff Co-Design Engineer to shape AI/ML hardware acceleration with TPU architecture integration. You’ll help drive next-generation silicon solutions powering Google's AI workloads and work across hardware and ML research teams to deliver high-performance accelerators. You will bridge model architecture innovation with hardware design, coordinating efforts across AI research, system validation, and production deployment for scalable ML serving and training. #J-18808-Ljbffr Google
- Google Cloud is seeking a Senior Performance Co-Design Engineer for TPU work in Sunnyvale to optimize serving performance of large language models... ...models, build tools to probe bottlenecks, and influence architecture choices with hardware and software partners. The role...Suggested
- Google Cloud in Sunnyvale, CA seeks a Senior TPU Co-Design Engineer to shape AI/ML hardware acceleration and drive TPU architecture across training and inference. You will bridge research, software, and hardware teams to maximize scalability, quality, and efficiency of...Suggested
- Google Cloud TPU is seeking a Co-Design Engineer in Sunnyvale, CA to shape AI/ML hardware acceleration. You’ll drive TPU architecture, bridging ML research and hardware design, and contribute to performance-focused silicon solutions powering Google’s AI workloads. You’...Suggested
- Google is seeking a Staff Co-Design Engineer to shape the TPU architecture and accelerate AI/ML hardware. You will drive silicon solutions powering world-class models and work across AI research and engineering to push the performance and efficiency of TPU-based systems...Suggested
$192k - $278k
...innovate on model architectures, focusing on scaling... ...across hardware design, compiler development... ...in Electrical Engineering, Computer Engineering... ...hardware-software co-design.Experience... ...cutting-edge TPU (Tensor Processing... ...driven systems.As a Staff Co-Design Engineer...SuggestedWorldwide$163k - $236k
...and control subsystem's design microarchitecture... ...quality guidelines.Work with architecture and power teams to... ...s degree in Electrical Engineering, Computer Engineering,... ...to drive cutting-edge TPU (Tensor Processing Unit... ...you to coordinate and co-design with our software...Worldwide$174k - $252k
...researchers, software and hardware teams to co-design architectural improvements tailored to Large... ...that influence the roadmap for future TPU/Cloud Silicon architectures.Minimum qualifications... ...in Computer Science, Electrical Engineering, Computer Engineering, a related field...Worldwide$174k - $252k
Senior Performance Co-Design Engineer, TPU Company: Google Location: Sunnyvale, CA, USA Mid Experience driving progress, solving problems,... ...experience in performance modeling/engineering, computer architecture, co-design, or systems engineering. Experience programming...Worldwide- Google Cloud’s TPU Chip Architecture and Performance Co-design team seeks a Senior Performance Engineer in Sunnyvale to optimize AI silicon for large language model training. You will study training workloads for 1P and 3P models, shaping hardware and software architectures...
$136k - $218.5k
The SCG Architecture team is hiring a Senior Power Integrity Co-Design Engineer to architect and deliver di/dt mitigation across silicon, package, board, and platform. This role bridges architecture, silicon, and platform — translating product noise targets into shipped...Full timeLive in$138k - $198k
...and review clock control subsystem's design micro-architecture specifications.Develop SystemVerilog RTL... ...:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science... ...an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that...Worldwide$136k - $218.5k
SCG sits at the crossroads of design, architecture, marketing, and productization—owning the journey... .... As a System Verification CoDesign Engineer, you will work on system-level speed features... .../reliability, and operations teams to co-design system-level speed features and...Full time$168k - $264.5k
...from first spec to final shipment. NVIDIA's Silicon Co-Design Group sits at the convergence of architecture, silicon, systems, and manufacturing. The System-... ...a Senior Manufacturing & System Co-Design Workflow Engineer to lead the methodology and infrastructure that maintains...Full timeImmediate start$240k - $334k
TPU Co-Design Engineer, Google Cloud Google Sunnyvale, CA, USA Advanced Experience owning outcomes... ...experience. 12 years of experience in computer architecture, chip architecture, or hardware-... ...AI/ML-driven systems. As a Senior Staff Co-Design Engineer on the TPU Chip Architecture...WorldwideShift work- Google is seeking an Early TPU SoC Design Engineer in Sunnyvale, CA to help shape AI/ML hardware acceleration and contribute to TPU architecture, RTL design, and verification. You will work on SoC-level RTL design, high-level integration, and cross‑functional collaboration...
- Google in Sunnyvale, CA is seeking a Senior Staff Co-Design Engineer on the TPU Chip Architecture team to shape AI/ML hardware acceleration. You will drive TPU architecture and verification efforts for next-generation training and serving workloads, collaborating with research...
- ...cutting-edge technology, infrastructure, and talent. The TPU Chip Architecture and Performance Co-design team optimizes Google's custom AI silicon for next-... ...our own hardware. As a Senior Performance Co-design Engineer, you will focus on LLM Serving Studies, analyzing and...
- Google Cloud’s TPU Chip Architecture and Performance Co-design team seeks a Senior Performance Co-Design Engineer to drive LLM serving studies and optimize serving performance on our custom AI silicon. You’ll partner with researchers and hardware teams to balance latency...
- Google Sunnyvale is seeking a Senior Performance Co-design Engineer for LLM training to shape future ML accelerators and ensure efficient training... .../3P models, build modeling infrastructure and tooling, and influence the roadmap for TPU/Cloud Silicon #J-18808-Ljbffr Google
$138k - $198k
Design Technology Co-Optimization Engineer Sunnyvale, CA, USA Qualifications Bachelor's degree in Electrical... ...device physics, FinFET/nanosheet architectures, and the impact of layout parasitics... ...acceleration, drive cutting‑edge TPU technology that powers Google’s most...Worldwide$163k - $237k
...'s degree in Electrical Engineering, Computer Engineering, Computer... ...an emphasis on computer architecture. 8 years of experience in ASIC design. Experience interacting... .... Coordinate and co‑design with software and... ...designs, focusing on TPU architecture and its integration...$174k - $252k
Senior Performance Co-design Engineer, LLM Training Google, Sunnyvale, CA, USA Mid Experience driving... ...in performance modeling, computer architecture, or hardware/software co-design. Experience... ...the evolution of advanced models. The TPU Chip Architecture and Performance Co-...Worldwide$192k - $278k
...functional verification for cross functional teams.Coordinate with architecture, design teams, Sival and SW teams in defining the overall... ...chips.Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field...Worldwide$100k
...Tenstorrent is seeking a talented Physical Design Engineer to implement high-performance blocks for our industry-leading CPU and AI/ML architectures. You'll own the complete implementation... ...TX or Santa Clara, CA or Fort Collins, CO.We welcome candidates at various...Permanent employment$138k - $197k
...complex microarchitecture for the TPU, writing high-quality,... ...continuous enhancement of internal design tools, flows, and... ...Bachelor's degree in Electrical Engineering, Computer Engineering, Computer... ...with an emphasis on computer architecture.4 years of RTL design experience...Worldwide- ...firm in Sunnyvale is seeking a Senior Staff Architect to drive cutting-edge TPU technology for AI/ML applications. This... ...have significant experience in silicon design leadership and a strong educational background in engineering. This position offers a competitive salary...Worldwide
$138k - $198k
...verification of complex digital design blocks by fully understanding... ...and interacting with design engineers to identify important... ...with an emphasis on computer architecture.6 years of experience with industry... ...opportunity to drive cutting-edge TPU (Tensor Processing Unit)...Worldwide$150.98k - $218.62k
...innovators stay Ahead of What's Possible. Learn more at and on LinkedIn and X.Staff System Architecture and Design EngineerData Center & Energy (DCE)San Jose, CAAbout the RoleAs a System Engineer, you will own the system development of high-voltage power converters — from...Permanent employmentFull timeWork at officeShift workDay shift$163k - $237k
...deliver high-performance network design components which meet strict... ...'s degree in Electrical Engineering, Computer Engineering, Computer... ...with an emphasis on computer architecture.7 years of experience in high... ...opportunity to drive cutting-edge TPU (Tensor Processing Unit)...Worldwide- Google is seeking an RTL Design Engineer for the TPU team in Sunnyvale, CA. You’ll shape microarchitecture for AI/ML accelerators, delivering high-performance, power-efficient RTL designs and contributing to chip-level integration. You’ll collaborate with verification,...
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Staff TPU Architecture Co-Design Engineer. Be the first to apply!
- data center design engineer Sunnyvale, CA
- rtl design engineer Sunnyvale, CA
- cad design engineer solidworks Sunnyvale, CA
- new product engineer Sunnyvale, CA
- senior asic design engineer Sunnyvale, CA
- product engineer Sunnyvale, CA
- soc design engineer Sunnyvale, CA
- senior manager product engineering Sunnyvale, CA
- ic design engineer Sunnyvale, CA
- sr. product engineer Sunnyvale, CA
