Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Sr Mgr/Dep Director ASIC Digital Design IP ENGINEERING

$167k - $275k

Global Foundries

About GlobalFoundries: GlobalFoundries is a leading full-service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world's most inspired technology companies. With a global manufacturing footprint spanning three continents, GlobalFoundries makes possible the technologies and systems that transform industries and give customers the power to shape their markets. For more information, visit Summary of Role The Senior Manager / Deputy Director, Processor Design, is responsible for leading the design and delivery of next‑generation processor and SoC IP solutions. This role provides technical and organizational leadership for a team of digital design engineers, driving architecture implementation, RTL development, integration, verification closure support, and successful silicon execution. The individual will collaborate closely with architecture, verification, physical design, DFT, firmware, software, and program management teams to achieve quality, schedule, power, performance, and area (PPA) targets. Essential Responsibilities Technical Leadership Lead the end‑to‑end development of processor cores, subsystems, from architectural specification through tapeout. Drive microarchitecture definition and RTL implementation for high‑performance and low‑power processor designs. Review design specifications, RTL quality, synthesis results, timing closure strategies, and integration readiness. Ensure design compliance with functional, performance, power, reliability, and security requirements. Guide architectural trade‑off analysis and performance optimization activities. Establish and enforce design methodologies, coding guidelines, and best practices. Program Execution Develop project plans, resource allocation strategies, and execution schedules. Track design milestones, identify risks, and implement mitigation plans. Drive design reviews, signoff readiness, and cross‑functional execution alignment. Ensure successful delivery of processor IP and SoC projects within schedule and quality targets. Coordinate with global engineering teams and external partners where applicable. Team Leadership & People Management Build, mentor, and lead a high‑performing processor design team. Define career development plans and coaching programs for engineers. Recruit and retain top engineering talent. Conduct performance discussions and support succession planning. Foster a culture of technical excellence, innovation, collaboration, and accountability. Other Responsibilities Perform all activities in a safe and responsible manner and support all Environmental, Health, Safety & Security requirements and programs. Required Qualifications Bachelor's or master's degree in Electronics Engineering, Computer Engineering, Electrical Engineering, or related field. Minimum of 12+ years (Senior Manager) of experience in digital IC/SoC/processor design. Strong expertise in: Microarchitecture development RTL design (Verilog/SystemVerilog) Processor pipelines and memory subsystems SoC integration ASIC design flow Synthesis and timing analysis Proven track record of successful silicon delivery. Experience leading medium to large engineering teams. Strong understanding of PPA optimization techniques. Excellent communication, leadership, and stakeholder management skills. Preferred Qualifications Master's degree or PhD in Electrical Engineering, Computer Engineering, or Computer Science. Experience with RISC‑V, MIPS, ARM, ARC, or custom processor architectures. Experience with advanced technology nodes (7nm, 5nm, 3nm, and beyond). Expertise in multicore processors, AI accelerators, or high‑performance computing architectures. Experience leading geographically distributed teams. Strong written & verbal communication skills. Strong planning & Organizational skills. Expected Salary Range Expected Salary Range$167,000.00 - $275,000.00The exact Salary will be determined based on qualifications, experience and location. Accommodation If you need a reasonable accommodation for any part of the employment process, please contact us by email at View email address on click.appcast.io and let us know the nature of your request and your contact information. Requests for accommodation will be considered on a case‑by‑case basis. Please note that only inquiries concerning a request for reasonable accommodation will be responded to from this email address. Equal Opportunity An offer with GlobalFoundries is conditioned upon the successful completion of pre‑employment conditions, as applicable, and subject to applicable laws and regulations. GlobalFoundries is fully committed to equal opportunity in the workplace and believes that cultural diversity within the company enhances its business potential. GlobalFoundries goal of excellence in business necessitates the attraction and retention of highly qualified people. Artificial barriers and stereotypic biases detract from this objective and may be illegally discriminatory. All policies and processes which pertain to employees including recruitment, selection, training, utilization, promotion, compensation, benefits, extracurricular programs, and termination are created and implemented without regard to age, ethnicity, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third‑party affiliation, sex, sexual orientation, gender identity or expression, veteran status, or any other characteristic or category specified by local, state or federal law. #J-18808-Ljbffr Global Foundries

Vacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the Sr Mgr/Dep Director ASIC Digital Design IP ENGINEERING in Santa Clara, CA vacancy
  •  ...your career. THE ROLE: You will contribute to the ASIC (chip) design for high-performance network chips: AINIC and...  ...team, you will work closely with the architecture, IP design, Physical Design teams, and product engineers to achieve first pass silicon success.THE PERSON... 
    Senior
    Night shift

    AMD

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

    The clocks group is looking for a top-notch ASIC engineer to join the team. The Team is responsible for crafting all aspects of GPU and CPU clocking. The team collaborates with the front design team to understand the clocking requirements for the chip. The clocks team interacts... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    1 day ago
  •  ...environment. Responsibilities: Contribute to ASIC design for high-performance network chips: AINIC and DPU....  ...-edge designs. Collaborate with architecture, IP design, physical design teams, and product engineers to ensure first-pass silicon success. Engage in... 
    Senior
    Night shift

    Anysilicon

    Santa Clara, CA
    3 days ago
  • $216.2k - $394k

     ...ASIC Design Engineering Lead - SoC IP DMA In this highly visible, hands-on role, you will lead a team of engineers at the center of Apple's SOC IP...  ...everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we... 
    Suggested
    Worldwide
    Relocation

    Apple Inc.

    Sunnyvale, CA
    1 day ago
  • $150k - $250k

    Job Title: Senior ASIC Design EngineerJob Location: Santa Clara, CA or Boston, MACompensation:...  ...seeking a highly skilled Senior ASIC Design Engineer to lead the design and development of...  ...and compliance with standards.Engage in IP design and integration, focusing on Ethernet... 
    Senior

    CyberCoders

    Santa Clara, CA
    4 days ago
  • $168k - $264.5k

    We are now looking for a Senior ASIC Design Engineer to join our DFT team!NVIDIA has continuously reinvented itself over two decades. Our invention...  ..., design, implementation, and verification of DFT IPs for our next-generation SoC products. You’ll help drive innovation... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $168k - $264.5k

    We are now looking for a Senior ASIC Design Engineer.NVIDIA is seeking ASIC Design Engineers to implement...  ...your tasks.Work on a broad list of IPs such as GPU's work scheduler, time...  ...synthesis and timing analysis.Exposure to Digital systems and VLSI design, Computer Architecture... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    1 day ago
  • $200k - $290k

     ...inference.About The Role:As a senior front-end design engineer, you will be a key part of the world-...  ...End Chip integration and third-party IP integration.Demonstrated experience in high...  ...Analysis is a plus.Experience managing external ASIC vendor through product development cycle.... 
    Senior
    Remote work

    Cerebras Systems

    Sunnyvale, CA
    4 days ago
  • $175k - $280k

     ...ultimate goal of enabling human life on Mars.SR. RTL DESIGN ENGINEER (SILICON ENGINEERING)At SpaceX we’re...  ..., validation, product engineering, ASIC implementation). In this role, you will...  ...verifiedProvide timing constraint for those IPs and support the physical implementation... 
    Senior
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    2 days ago
  • $159k - $239k

     ...Category Engineering Hire Type Employee Job ID 18603 Base Salary Range $159000-$239...  ...products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and...  .... You Are You bring extensive ASIC digital design experience with a track record... 
    Senior
    Remote work
    Worldwide

    Synopsys Inc

    Sunnyvale, CA
    a month ago
  •  ...Micron Technology, Inc. is seeking an experienced ASIC design engineer to deliver advanced RTL and integrate IP within complex SOC blocks. You will own micro-architectures, develop RTL, and ensure timing and quality across the full silicon lifecycle. The role emphasizes... 
    Senior

    Jobleads-US

    San Jose, CA
    1 day ago
  •  ...shaping the future. Whether you’re designing next-gen processors, enabling...  ...automation in supporting IP development for Silicon...  ...passionate about HW architecture, Digital design, and building cutting-...  ...teams across multiple engineering disciplines and geographic locations... 
    Senior

    AMD

    San Jose, CA
    8 hours ago
  • NVIDIA in Santa Clara, CA, seeks a Senior Digital Design Engineer for its NVLink Fusion AI infrastructure...  ...delivering verified RTL, trade-off analysis, and IP integration. A bachelor's or master's in EE/CE with 5+ years of relevant ASIC experience and experience with #J-18808-... 
    Senior

    NVIDIA

    Santa Clara, CA
    1 day ago
  • Palo Alto Networks in Santa Clara, CA, is seeking an experienced ASIC design lead to own frontend design from specification through silicon...  ...SystemVerilog RTL skills, and proven ability to integrate IP blocks for PCIe, Ethernet, or DDR. This position offers strong... 
    Senior

    Palo Alto Networks

    Santa Clara, CA
    3 days ago
  • $156.4k - $253k

     ...mission—to protect our digital way of life. We thrive...  ...About the Role Join our ASIC team and help deliver...  .... You will own module design from specification through...  ...and physical‑design engineers to hit aggressive performance...  ...configuring complex IP blocks for high‑speed... 
    Senior
    Full time
    Work at office

    Jobleads-US

    Santa Clara, CA
    5 days ago
  • $200k - $300k

     ...Senior ASIC Design Verification Engineer Join Ethernovia's team to make a lasting impact on the future of...  ...will be responsible for all aspects of digital SoC verification. You will work...  ...Networking (Ethernet MAC, PHY, Switching, TCP/IP, security, PCIe and other industry... 
    Senior
    Flexible hours

    Ethernovia

    San Jose, CA
    2 days ago
  • $122.6k - $227.6k

     ...Lockheed Martin Space is building the best ASIC/FPGA team in the world, and are seeking...  ...talented and motivated ASIC & FPGA Design Engineer who has a passion for microchip design and...  ...organized engineer, comfortable in laboratory digital environments, and able to respond and... 
    Senior
    Full time
    Temporary work
    Work experience placement
    Interim role
    Casual work
    Flexible hours

    Lockheed Martin

    Sunnyvale, CA
    4 days ago
  •  ...to talk to you. What you'll do As a founding Senior ASIC Design Verification Engineer, you will own verification of the AI Persimmons inference...  ...creation, test implementation, and complex debugging across IP blocks, SoCs, and system-level designs. Compute... 
    Senior
    Flexible hours

    Persimmons

    San Jose, CA
    3 days ago
  • $50 per hour

     ...Space is building the best SOC/ASIC/FPGA team in the world and is...  ...:Manages the development, design, verification, and documentation...  ...college in Electrical Engineering, Computer Engineering, or related...  ...System design experience.RF or Digital Signal Processing (DSP)... 
    Full time
    Temporary work
    Work experience placement
    Casual work
    Work at office
    Flexible hours

    Lockheed Martin

    Sunnyvale, CA
    1 day ago
  • $163k - $236k

     ...the verification of complex digital design blocks by understanding the design...  ...and interacting with design engineers to identify important...  ...using SystemVerilog/UVM for ASICs.Preferred qualifications:Master...  ...cycles and verifying interconnect IPs.In this role, you’ll work to... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    4 days ago
  • $186k - $407k

     ...advance faster than ever.Principal ASIC Design EngineerAbout the RoleAt Micron, we...  ...execute.As the Principal ASIC Design Engineer, you will be the primary digital contributor on a deliberately small...  ...implementation of all digital soft IP blocks — CSR/register file,... 
    Full time
    For contractors
    Local area
    Immediate start

    Micron

    San Jose, CA
    4 days ago
  • $213k - $287.5k

    Annapurna Labs designs silicon and software that accelerates innovation. Customers choose...  ...technologies. We’re looking for an ASIC Design Eengineer to help us trail-blaze...  ...that help our team members develop your engineering expertise so you feel empowered to take... 
    Senior
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    1 day ago
  •  ...Micron Technology is seeking a Principal ASIC Design Engineer to join its Interface Pathfinding team,...  ...solutions. This role involves leading digital design efforts for high-speed interface...  ...and RTL implementation of digital soft IP blocks in synthesizable SystemVerilog.... 

    Jobleads-US

    San Jose, CA
    22 hours ago
  • $136k - $218.5k

     ...their best work. Come join the team and see how we can make a lasting impact on the world. NVIDIA is looking for an Senior ASIC Design Engineer to join our Memory Subsystem Team!Whatyou'llbedoing:As a member of our Memory Subsystem Design team, you will collaborate with... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $280k

    Job title: ASIC Design Engineer, RTL (Senior/Staff/Principal)Location: San Jose, CA or Colorado Springs...  ....- Integration: Bring third-party IP into your blocks and make sure it works...  ...What you bring- A strong track record in digital IC design on ASICs or complex SoCs-... 

    CyberCoders

    Sunnyvale, CA
    33 minutes ago
  • $167k - $275k

     ...service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world...  .... For more information, visit Summary of Role: The PMTS Digital Design Engineer will lead the architecture implementation,... 
    Full time
    Local area

    Globalfoundries

    Santa Clara, CA
    4 days ago
  • $116k - $189.75k

     ...dedication to excellence guide us. As an ASIC Design Engineer, you will build powerful SoC and GPU...  ...RTL builds.Working on a diverse list of IPs, including GPU's time distribution system...  ...power, and timing analysis.Exposure to Digital systems and VLSI design, Computer... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    1 day ago
  •  ...Together, we advance your career. THE ROLE: AMD is looking for an ASIC Design STA engineer to contribute to the development of large SoCs, featuring...  ...on experience in building the timing constraints for IPs, blocks and Full-chip implementation in both flat/hierarchical... 

    AMD

    San Jose, CA
    4 days ago
  • $136k - $218.5k

     ...of our CPU Cache Coherent Interconnects Design Team, you will be responsible for the physical...  ...to see:Master’s Degree in Electrical Engineering, Computer Engineering or Computer Science...  ...preferred as is a deep understanding of ASIC design flow including RTL design and verification... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $136k - $218.5k

     ...world. This is our life’s work, to amplify human inventiveness and intelligence.We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team. If you want to challenge yourself and be a part of something great,... 
    Senior
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Sr Mgr/Dep Director ASIC Digital Design IP ENGINEERING. Be the first to apply!