Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Sr. Staff ASIC Verification Engineer

Tensordyne

About Tensordyne Artificial intelligence (AI) is transforming our world. It can perform cognitive functions that previously only humans could do, such as perceiving interactions across different environments with the ability to quickly learn and then solve complex problems. Recogni is a system solution company that specializes in the design of industry-leading high-performance, low-power AI inferencing. Our mission is to enable multimodal Generative AI inference acceleration at scale by providing safe, sustainable, high-performance AI-driven solutions for many markets. We are at the leading edge of advancing the latest research and product improvements for AI inference solutions that will make AI even more advantageous for compelling new applications. Recogni is a well‑funded, fast‑paced startup company with headquarters in both San Jose, CA, and Munich, Germany. We also have many talented team members working remotely. We prioritize our employees' well‑being and their families, aiming for a healthier, happier life inside and outside work. We value their contributions and offer tailored benefits for health and financial security, catering to different life stages. Our comprehensive benefits and competitive compensation, including flexible spending and Bonusly awards, reflect our commitment to a supportive and inspiring work environment. About the role As a senior member of Tensordyne's ASIC team, you will lead all phases of ASIC verification and will be responsible for the pre‑silicon correctness of Tensordyne's next‑generation family of processors for generative AI inference acceleration. This ASIC's design closely couples novel computational accelerator units with 3rd‑party SoC IP blocks to deliver the high‑performance multi‑chip silicon solutions that will be at the heart of Tensordyne's vertically integrated, generative AI inference acceleration systems for data centers. Responsibilities Ensure the pre‑silicon correctness and quality of a multi‑million gate ASIC that integrates computational accelerators and 3rd‑party SoC IP blocks. SoC/Subsystem verification of embedded CPUs such as ARM/RISC‑V and interconnect subsystem (including C and assembly diag validation). Lead verification planning from architecture through tapeout. Develop block‑level, sub‑system and full‑chip verification environment and tests to implement test plans. Establish reusable verification methodologies and frameworks – scale testbenches to subsystem and full chip environments. Work closely with design and architecture teams to understand the functional and performance goals of the design; and work together to make the design‑under‑test work under all specified circumstances. Triage and debug functional and performance issues with the design‑under‑test. Drive verification signoff criteria and quality metrics – handle bug tracking, coverage convergence and regression failures. Mentor and technically guide verification engineers helping them through test planning and verification closure. Perform diagnostic and post‑silicon validation tests in the lab. Required Qualifications 15+ years of ASIC verification experience – having taken multiple chips through the entire cycle of verification and post‑silicon validation. Expert in System Verilog, UVM, Constraint Randomization, Functional Coverage. Experience in C/C++ or System‑C. Deep understanding of object‑oriented programming principles, constrained random stimulus, and coverage‑driven verification approach. Verification experience of high‑speed interfaces (PCIe, Ethernet, DDR/HBM, SerDes, etc.). Scripting experience (Python, Perl, TCL, shell programming) highly‑desirable. Interest to explore AI architectures for convolution, transformer and other kinds of workloads. Self‑starter and highly‑motivated to work in a dynamic start‑up environment. B.S. (M.S. preferred) degree in Electrical or Computer Engineering (or similar field). Reasons to Consider Joining Tensordyne Ground floor opportunity with the team; be part of shaping one of the most exciting new companies. Learning and development opportunities from a highly diverse and talented peer group, including experts in a wide range of fields, from Artificial Intelligence & Computer Vision to Systems & Device Engineering. Competitive benefits package including Medical, Vision, Dental. Perks including meals, snacks, drinks and us! Sharp, motivated co‑workers in a fun office environment. Flexible work hours & generous PTO policy. Recogni's Culture Put people first. We only succeed when our people succeed. Ethics and integrity always – Being open, honest, and respectful of everyone. Think Big. Be ambitious and have audacious goals. Aim for excellence. Quality and excellence count in everything we do. Own it and get it done. Results matter! Make Each Person Better together than they would be as an individual. Embrace each other's differences. Embrace that there will be differences. Recogni is an equal opportunity employer. We believe that a diverse team is better at tackling complex problems and coming up with innovative solutions. All qualified applicants will receive consideration for employment without regard to age, color, gender identity or expression, marital status, national origin, disability, protected veteran status, race, religion, pregnancy, sexual orientation, or any other characteristic protected by applicable laws, regulations and ordinances. #J-18808-Ljbffr Tensordyne

Vacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the Sr. Staff ASIC Verification Engineer in Sunnyvale, CA vacancy
  •  ...About the role: As a senior member of Tensordyne’s ASIC team, you will lead all phases of ASIC verification and will be responsible for the pre‑silicon...  ...and run the gamut of working closely with design engineers to stay abreast of the specification and implementation... 
    Senior
    Work at office
    Remote work
    Flexible hours

    Tensordyne

    Sunnyvale, CA
    3 days ago
  • A technology company in Santa Clara is seeking an adaptive Design Verification Engineer to improve ASIC design verification processes. The ideal candidate has over 10 years of experience and expertise in C/C++, Verilog, and modern verification libraries. Responsibilities... 
    Senior
    Contract work

    Infobahn Softworld Inc

    Santa Clara, CA
    1 day ago
  • NVIDIA is seeking a Senior ASIC Verification Engineer to join the Coherent High Speed Interconnect team. In this critical role, you will verify the design and implementation of high-speed coherent interconnects for mobile SoCs and GPUs. The successful candidate will have... 
    Senior

    NVIDIA

    Santa Clara, CA
    3 days ago
  •  ...in California is seeking an experienced engineer to develop and scale test benches using...  ...methodologies. The role requires expertise in ASIC with a minimum of 8 years in the field...  ...and collaborating with a team to ensure verification closure. This position is integral to... 
    Senior

    Towards AI, Inc.

    Mountain View, CA
    1 day ago
  • $136k - $218.5k

    NVIDIA is looking for an ASIC Verification Engineer to join their Santa Clara team. This role involves unit level verification of GPU hardware, collaborating across multiple teams including software and architecture. Applicants should possess a BS or MS degree and 5+ years... 
    Senior

    NVIDIA

    Santa Clara, CA
    3 days ago
  • $136k - $218.5k

    NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world's leading GPUs and SoCs. This position offers you an outstanding opportunity to influence performance of the next generation GPU and SoC, allowing you to... 
    Senior
    Work experience placement
    Remote work

    Nvidia Corporation

    Santa Clara, CA
    3 days ago
  • $136k - $218.5k

    We are now looking for a Senior ASIC Verification Engineer for our Coherent High Speed Interconnect team! For two decades, we have pioneered visual computing, the art and science of computer graphics. With our invention of the GPU - the engine of modern visual computing... 
    Senior

    NVIDIA

    Santa Clara, CA
    3 days ago
  • SpaceX is looking for a Sr. ASIC Design Verification Engineer to be part of the team developing cutting-edge ASICs for space and ground applications. You will be responsible for digital ASIC verification, testing, and validation to ensure the highest quality designs. The... 
    Senior

    SpaceX

    Sunnyvale, CA
    3 days ago
  • NVIDIA is seeking a Senior Design Verification Engineer in Santa Clara to drive efficiency and automation within High Speed IO teams. This position...  .... The ideal candidate needs extensive experience in ASIC design, verification methodologies, and programming skills across... 
    Senior

    NVIDIA

    Santa Clara, CA
    3 days ago
  • Advanced Micro Devices, Inc. in Santa Clara, CA, is seeking a Design Verification Engineer to drive verification closure on complex ASIC designs. The ideal candidate will have robust knowledge of SystemVerilog and UVM, and experience in debugging intricate architecture... 
    Senior

    Advanced Micro Devices, Inc.

    Santa Clara, CA
    3 days ago
  • $168k - $264.5k

    NVIDIA is seeking outstanding Senior Design Verification Engineers with a specialty in tools and automation to drive efficiency and collaboration...  ...industry experience Exposure to computer architecture, ASIC design, and verification methodology is required Experience... 
    Senior

    NVIDIA

    Santa Clara, CA
    3 days ago
  •  ...Experience with Verilog, System Verilog, and modern verification libraries like UVM 10+ years of ASIC design verification experience Experience / Background...  ...TCL is a plus Collaborate with architects, hardware engineers, and firmware engineers to understand the new... 
    Senior

    Infobahn Softworld Inc

    Santa Clara, CA
    1 day ago
  • $237k - $296k

     ...generations. Role Summary We are seeking a high-caliber Sr. Staff Design Verification Engineer to join our ADAS and Inference Silicon team. You will be...  ...: Typically 10+ years of industry experience in ASIC design verification. Engineers who have seen multiple chips... 
    Senior
    Full time
    Contract work
    Temporary work
    Part time
    Local area
    Shift work
    Night shift

    Rivian

    Palo Alto, CA
    2 days ago
  • $145k - $234.5k

    Senior ASIC Design Verification Engineer (Hardware) Senior ASIC Design Verification Engineer (Hardware) Direct message the job poster from Palo Alto Networks...  ...week ago San Jose, CA $175,000.00-$225,000.00 3 days ago Sr. ASIC Design Engineer, Cloud-Scale Machine Learning... 
    Senior
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    3 days ago
  •  ...ASIC Verification Engineer This role has been designed as 'Onsite' with an expectation that you will primarily work from an HPE office. Hewlett...  .... Provides guidance and mentoring to less experienced staff members to set an example of VLSI design and development... 
    Work at office
    Local area

    Hewlett Packard Enterprise

    Sunnyvale, CA
    1 day ago
  • $116k - $189.75k

     ...NVIDIA is seeking an outstanding ASIC Verification Engineer to verify the design and implementation of the world’s leading SoC's and GPU's. This position offers the opportunity to have a real impact in a dynamic, technology-focused company impacting product lines ranging... 

    NVIDIA

    Santa Clara, CA
    23 hours ago
  • $120k - $243k

     ...ASIC verification engineer This role has been designed as ''Onsite' with an expectation that you will primarily work from an HPE office. Who...  .... Provides guidance and mentoring to less experienced staff members to set an example of VLSI design and development innovation... 
    Work experience placement
    Work at office
    Local area
    Immediate start

    Hewlett Packard Enterprise Development LP

    Sunnyvale, CA
    1 day ago
  • Google is seeking a Physical Low Power Validation Engineer in Sunnyvale, California, to shape the future of AI/ML hardware acceleration....  ...applications. Ideal candidates will have extensive experience in ASIC design and validation methodologies. You will lead technical engagements... 
    Senior

    Google

    Sunnyvale, CA
    3 days ago
  • $138k - $198k

    Google is seeking an ASIC Design Verification Engineer to shape the future of AI/ML hardware acceleration in Sunnyvale, California. In this role, you will contribute to innovative TPU technology and work on complex verification tasks in data centers. The ideal candidate... 

    Google

    Sunnyvale, CA
    3 days ago
  • $108k - $195.5k

    NVIDIA is seeking an ASIC Engineer to support the design and verification of the GPU memory subsystem in the world’s leading SoC's and GPU's - an opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics... 

    NVIDIA

    Santa Clara, CA
    3 days ago
  • Majestic Labs ai is seeking an experienced Pre-Silicon Verification Engineer to join our team in Los Altos, California. You will be responsible for chip-level and performance verification of our custom ASICs. Ideal candidates will have a Bachelor's or Master's in Computer... 

    Majestic Labs ai

    Los Altos, CA
    3 days ago
  • $138k - $198k

    Google is seeking an ASIC Formal Verification Engineer in Sunnyvale, California, to drive advancements in TPU technology. In this role, you'll verify complex digital designs, focusing on the architecture and integration of TPU in AI systems. Ideal candidates will have a... 

    Google

    Sunnyvale, CA
    3 days ago
  • $100k - $166.75k

    NVIDIA is seeking an ASIC Verification Engineer to verify the design and implementation of the world’s leading SOCs and GPUs. This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer... 

    NVIDIA

    Santa Clara, CA
    3 days ago
  • $135k - $180k

    SpaceX is seeking a Design Verification Engineer in Sunnyvale, California. This role involves digital ASIC verification and working with cross-disciplinary teams to develop next-generation ASICs for Starlink. The ideal candidate will hold a Bachelor’s degree in electrical... 

    SpaceX

    Sunnyvale, CA
    3 days ago
  • $116k - $189.75k

    NVIDIA is looking for an ASIC Verification Engineer in Santa Clara, California. The role involves verifying designs of leading SoCs and GPUs using advanced methodologies. Candidates should have a Bachelor's or Master's degree in Electrical Engineering or Computer Science... 

    NVIDIA

    Santa Clara, CA
    3 days ago
  • NVIDIA is seeking an ASIC Verification Engineer to verify the design and implementation of the world’s leading SOCs and GPUs. This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer... 

    NVIDIA

    Santa Clara, CA
    3 days ago
  • NVIDIA in Santa Clara is seeking an ASIC Clocks Verification Engineer to join their GPU clocks team. You will collaborate with architects and verification engineers to verify high frequency clock structures. The role requires experience with SystemVerilog and UVM, alongside... 

    NVIDIA

    Santa Clara, CA
    3 days ago
  • $116k - $189.75k

     ...human creativity and intelligence. Make the choice to join us today. The GPU clocks group is looking for an exceptional ASIC Clocks Verification Engineer. The team is responsible for crafting all aspects of GPU clocking. The team collaborates with the front design team to... 

    NVIDIA

    Santa Clara, CA
    3 days ago
  • NVIDIA Corporation seeks an ASIC Verification Engineer to verify the design and implementation of the world's leading GPUs and SoCs. This role offers real impact within a dynamic, technology-focused company near Santa Clara, from consumer graphics to AI-enabled systems... 

    NVIDIA Corporation

    Santa Clara, CA
    3 days ago
  • NVIDIA is seeking a Senior Cell Modeling and Verification Engineer in Santa Clara, California. The role involves developing and verifying mixed-signal design cells using Verilog and collaborating with cross-functional teams to meet design objectives. The ideal candidate... 
    Senior

    NVIDIA

    Santa Clara, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Sr. Staff ASIC Verification Engineer. Be the first to apply!