AI-Driven RTL Chip Design Engineer (PCIe/DDR/AXI)

TenX Semi

TenX Semi is seeking a Chip Design Engineer to drive RTL development for strategic customer engagements. You will optimize designs for power, performance and area while collaborating with AI systems to ensure production-ready RTL. The role blends hands-on RTL design with exposure to cutting-edge AI technology and reference implementations used to train models, including implementing PCIe, DDR and AXI blocks for customers. #J-18808-Ljbffr

Apply

Vacancy posted 1 day ago

Similar jobs that could be interesting for youBased on the AI-Driven RTL Chip Design Engineer (PCIe/DDR/AXI) in San Francisco, CA vacancy

Chip Design Engineer
...time We are looking for a Chip Design Engineer who works on strategic... ...collaborate closely with our AI systems, providing the domain... ..., you will combine hands-on RTL design with exposure to cutting... ...Build protocol implementations (PCIe, DDR, AXI, etc.) for customer...
Suggested
Full time
TenX Semi, Inc.
San Francisco, CA
1 hour ago
Senior RTL Design Engineer
$180k - $245k
...up to solve one of AI's biggest challenges... ...for a Senior Design Engineer to design, integrate, and sign off RTL for blocks across our... ...compute fabric's on-chip interconnect and memory... ...techniques: UPF-driven flows, clock gating... ...chip bus protocol (AXI, AHB, APB, TileLink...
Suggested
Night shift
Efficient Computer
San Francisco, CA
12 hours ago
Founding RTL Design Engineer
$180k - $250k
...Get AI-powered advice on this job and more... ...the hardware engineering design workflow by creating... ...knowledge. They say chip design never got its... ...training data: 99% of RTL data is closed-... ...verification, and data-driven complexity. Early-... ...environment (e.g., AXI, DMA, specialized modules...
Suggested
Full time
80Twenty
San Francisco, CA
3 days ago
Chip Design and Verification Methodology Engineer
...Chip Design and Verification Methodology Engineer San Francisco Bay Area, CA · Hybrid · Full-time We... ...the functional correctness of AI-generated RTL while fundamentally changing... ...chip interface protocols like AXI, AHB, APB, CHI, PCIe, or CXL. Experience at EDA...
Suggested
Full time
TenX Semi, Inc.
San Francisco, CA
1 hour ago
Senior RTL Design Engineer - Edge AI & Low-Power SoC
...Pittsburgh, PA and Austin, TX) seeks a senior RTL design engineer to own block level design, integration and... ...techniques, plus familiarity with on‑chip interconnect and memory interfaces. Work focuses on hardware that runs AI models with very low power for edge devices...
Suggested
present of AI
San Francisco, CA
3 days ago
Senior RTL Design Engineer
...Design · San Francisco, Bay Area OR Pittsburgh, PA OR Austin, TX · Senior level A senior RTL design engineer typically owns block level design, integration, and... ...plus familiarity with on chip interconnect and memory... ...processors and compilers for edge AI, the work centers on...
Work at office
present of AI
San Francisco, CA
3 days ago
Senior RTL Design Engineer
$190k - $230k
...We are hiring a Senior RTL Design Engineer to own memory subsystems in high-performance AI accelerators. This role will deliver the bandwidth, latency, and power profile... .... Proven experience with HBM (2/3), LPDDR (5/6), DDR (4/5). Solid grasp of timing closure, CDC, power...
Full time
IC Resources
San Francisco, CA
12 hours ago
Founding RTL Design Engineer for AI Chip Platform
...A startup in cutting-edge AI hardware in San Francisco is seeking a Design Engineer to define and build RL environments and contribute to hardware engineering automation. The candidate should have 4–10+ years of RTL experience and strong debugging and scripting skills....
Full time
80Twenty
San Francisco, CA
2 days ago
RTL Design Engineer
...taking a superconducting chip architecture from... ...team writes the spec; the RTL is where that spec becomes... ...contact with this design. This role owns the RTL... ...expectation is software‑engineer ownership: you write the... ...checking, and assertion‑driven design — the techniques...
Local area
Relocation package
Snowcap Compute Inc.
San Francisco, CA
1 day ago
Design Verification Engineer
...Design Verification Engineer – Internal IP You will lead verification efforts... .... Collaborate with RTL designers, synthesis... ...pipelines, memory subsystems, AXI/AMBA interconnects),... ...-edge compute IP for AI workloads. Early‐stage... ...high-velocity culture driven by innovation and...
Amadeus Search
San Francisco, CA
2 days ago
Design Verification Engineer
$200k - $320k
...Design Verification Engineer - Mountain View, CA (Onsite) I'm currently hiring for an early-stage AI infrastructure startup building next-generation AI... ...debugging skills across RTL and system-level issues... ...speed interfaces such as PCIe or DDR is beneficial Important...
Currently hiring
Acceler8 Talent
San Francisco, CA
2 days ago
Semiconductor & Chip Design Engineer
$120 per hour
...Reject All Employers Job seekers Career centers AI Skills Studio Handshake AI Research Log in Sign up SEMICONDUCTOR & CHIP DESIGN ENGINEER Sign up now Up to $120/hr Depending on the... ...involving digital and analog IC design, RTL, verification, physical design, EDA flows,...
Contract work
Part time
Remote work
Flexible hours
Handshake
San Francisco, CA
a month ago
Research Engineer, Chip Design RL San Francisco, CA
...interpretable, and steerable AI systems. We want AI... ...researchers, engineers, policy experts,... ...models' ability to design silicon. Hardware... ...You'll leverage your chip design expertise... ...evaluations for agentic RTL generation, design... ...methods, coverage‑driven), physical design (...
Work at office
Visa sponsorship
Flexible hours
Anthropic Limited
San Francisco, CA
4 days ago
RTL Design Engineer - Superconducting Chip Specialist
...Snowcap Compute is seeking an experienced RTL engineer to own blocks from microarchitecture to synthesizable Verilog/SystemVerilog. You will write unit tests, respond to lint/CDC checks, and drive synthesis decisions with the back‑end team to meet timing and area constraints...
Snowcap Compute Inc.
San Francisco, CA
1 day ago
Lead ASIC RTL Design Engineer
...Lead ASIC RTL Design Engineer — Remote (U.S.) - No visa sponsorship Role Summary Our client, a leader in AICompute isseeking a senior-level ASIC... ...document designs clearly Preferred Experience Exposure to AI/ML hardware or high-performance compute architectures Knowledge...
Remote work
Visa sponsorship
10xTalents
San Francisco, CA
4 days ago
Physical Design Engineer, Forward Deployed Engineering
...Team OpenAI’s Forward Deployed Engineering team partners with leading semiconductor... ...to deploy production-grade AI systems across the entire chip design lifecycle: design, verification, and... ...intersects with microarchitecture, RTL, verification, design methodology,...
Nicedesignjobs
San Francisco, CA
12 hours ago
Physical Design Engineer
...Hardware organization develops AI-native silicon and system-... ...generation of frontier models. By co-designing chips, systems, tools, and... ...highly skilled Physical Design Engineer with deep expertise in physical... .... You’ll work closely with RTL designers to define and execute...
OpenAI
San Francisco, CA
4 days ago
Founding Physical Design Engineer
...Physical Design Lead - Founding Engineer - Stealth Startup A fast-growing semiconductor startup working in the AI silicon space is developing an AI-driven chip-design platform. The team combines deep expertise across AI, semiconductor architecture, physical design and...
OHO Group (Lithuania)
San Francisco, CA
2 days ago
Founding Hardware Research Engineer: AI-Driven Chip Design
...AI-Driven Semiconductor Startup in San Francisco is seeking a Founding Hardware Research Engineer to design, build, and scale environments that evaluate AI agents on real hardware engineering tasks. You will drive research at the intersection of hardware and machine learning...
OHO Group (Lithuania)
San Francisco, CA
1 day ago
SoC Top-Design Engineer (3nm-5nm RTL-to-GDSII)
...An innovative technology company in California is seeking an experienced Chip-Level / SoC-Level Design Engineer to join their team. The successful candidate will work on RTL-to-GDSII designs and contribute to SoC-top projects, utilizing tools like Fusion Compiler and...
Sintegra
San Francisco, CA
4 days ago
Design Verification Engineer
...funded, highly selective AI infrastructure startup... .... Founded by veteran chip architects who previously... ...for verification engineers to help build best-in-class... ...towards milestones including design freeze and tapeout Work... ...experience: you've driven verification from an...
Platform Recruitment
San Francisco, CA
12 hours ago
RL Research Engineer for Chip-Design AI Tools
...through complex problems and hardware designed for the demands of advanced AI. AI for Chips connects these efforts: applying... ...to the work of semiconductor engineering. Our goal is to help engineers... ...and evaluations for tasks such as RTL generation, design verification,...
OpenAI, Inc.
San Francisco, CA
2 days ago
Research Engineer, Chip Design RL
...interpretable, and steerable AI systems that are safe and... ...is seeking a Research Engineer to enhance models' abilities in hardware design, particularly in silicon... ...implement RL environments for RTL generation and... ...processes. Experience in chip design from specification...
Anysilicon
San Francisco, CA
1 day ago
Design Verification Engineer
...Hardware organization develops AI-native silicon and system-... ...generation of frontier models. By co-designing chips, systems, tools, and... ...experienced Design Verification (DV) Engineers to ensure functional... ...working closely with architecture, RTL, software, and systems teams...
Full time
OpenAI
San Francisco, CA
2 days ago
Component and Product Quality Engineer, Interconnects
$207k - $365k
...Component and Product Quality Engineer, Interconnects San... ...Hardware organization develops AI-native silicon and system-level... ...generation of frontier models. By co-designing chips, systems, tools, and... ...escapes and drive rapid, data-driven containment and corrective action...
Full time
Contract work
Alfie
San Francisco, CA
4 days ago
Lead Design Verification (DV) Engineer
...talented team of systems HW engineers and SW architects in... ...full lifecycle of complex chip development, solving... ...and strategies based on design specifications and requirements... ...designs, including RTL (Register Transfer Level... ...Intel, Qualcomm, and other AI or networking companies...
SBT CO. LTD
San Francisco, CA
2 days ago
Product Engineer AI-Driven Engineering Tools
...Span is seeking a high-initiative individual in San Francisco to help shape AI-driven tooling for engineering teams. You will drive product strategy around AI workflows, identify core KTLO problems, and build practical software catalogs that teams actually use. The...
SPAN Inc
San Francisco, CA
4 days ago
AI-Driven Design Engineer: Build & Ship UI
...c1.ai is building a horizontal identity platform, and we are seeking a Design Engineer who moves fluidly between design thinking and hands-on building. You’ll design and ship UI in tandem, using AI coding harnesses and modern design tools, while keeping a strong product...
C-1 Inc
San Francisco, CA
3 days ago
Lead Industrial Designer: AI-Driven Hardware & Wearables
$198.1k - $272.5k
...CA, USA Team Summary: Samsung Design Innovation Center is one of the... ...teams through an experience-driven approach. Our work appears on... ...process and demonstrates how AI can amplify creativity, accelerate... ...(UX, Research, Strategy, Engineering) and maintain strong working relationships...
Work at office
Local area
Overseas
Samsung Research America
San Francisco, CA
2 days ago
Industrial Design Engineer
...Industrial Design Engineer San Francisco · Onsite · Full-time About Bracket Bot We believe... ...the 6502 for 10x lower cost than other chips at the time making the personal computer... ...systems they connect to; the AI inference they run, both local and cloud...
Full time
Local area
Bracket Bot Inc.
San Francisco, CA
12 hours ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to AI-Driven RTL Chip Design Engineer (PCIe/DDR/AXI). Be the first to apply!