Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Principal PCIe Logic Design

$108.3k - $201.1k

PLDA

Overview Rambus, a premier chip and silicon IP provider, is seeking to hire a motivated full-time Principal Design engineer to join our PCIe IP design team. Candidates will be joining some of the brightest inventors and engineers in the world to develop products that make data faster and safer.This full-time position will allow the candidate to contribute to the architecture, design of next generation IPs, targeting the latest developments in PCIe standards. This position will also be involved in prototyping these IPs on cutting edge FPGAs. The candidate will work closely with local teams as well as with multi-cultural, multi-national colleagues.Rambus offers a flexible work environment, embracing a hybrid approach for most office-based roles. Employees are encouraged to spend an average of at least three days per week onsite, allowing for two days of remote work. Responsibilities Contribute to the architecture and micro-architecture of next generation PCIe IP Implement these designs in System Verilog Collaborate with the verification team to verify the IPs Participate in prototyping of the IPs in cutting edge FPGAs Contribute to support of existing generations of the IPs Qualifications Required:RTL coding: Verilog / System VerilogMaster's degree or PHD in Electrical Engineering, Computer Engineering or equivalent.8+ years of experience with RTL DesignGood English skills, communication skills, and willingness to work with an international team. Additional Desirable skills:Knowledge of PCIe / CXLAbout Rambus Rambus is a global company that makes industry-leading memory interface chips and Silicon IP to advance data center connectivity and solve the bottleneck between memory and processing. With over 30 years of semiconductor experience, we are a leading provider of high-performance products and innovations that maximize the bandwidth, capacity and security for AI and other data-intensive workloads. Our world-class team is the foundation of our company, and our innovative spirit drives us to develop the cutting-edge products and technologies essential for tomorrow’s systems. Rambus offers a competitive compensation package including base salary, bonus, equity, matching 401(k), employee stock purchase plan, comprehensive medical and dental benefits, time-off program, and gym membership. The US salary range for this full-time position is $108,300 to $201,100. Our salary ranges are determined by role, level and location. The successful candidate’s starting pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. At Rambus, we are committed to fostering a workplace where every individual is respected, supported, and empowered to succeed. We value a range of perspectives and experiences that contribute to innovation and collaboration. Our goal is to ensure that all team members have equitable access to opportunities, resources, and a sense of belonging. We believe that a culture of fairness and inclusion helps us all do our best work. Rambus is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, or other applicable legally protected characteristics. Rambus is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans during our job application procedures. If you require assistance or an accommodation due to a disability, please feel free to inform us in your application. Rambus does not accept unsolicited resumes from headhunters, recruitment agencies or fee-based recruitment services. For more information about Rambus, visit rambus.com. For additional information on life at Rambus and our current openings, check out rambus.com/careers/. #LI-HYBRID#LI-RF1Job SummaryJob ID: 2026-23021Category: Engineering

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Principal PCIe Logic Design in Hillsboro, OR vacancy
  • Overview Rambus, a premier chip and silicon IP provider, is seeking to hire a motivated full-time Senior Design engineer to join our PCIe, CXL IP design team. Candidates will be joining some of the brightest inventors and engineers in the world to develop products that... 
    Principal
    Full time
    Local area
    Remote work
    Flexible hours
    3 days per week

    PLDA

    Hillsboro, OR
    2 days ago
  • $127.4k - $236.6k

    Overview Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Principal Logic Design Engineer to join our Silicon IP (SIP) team in Hillsboro, Oregon. Candidates will be joining some of the brightest inventors and engineers in the world to... 
    Principal
    Full time
    Work at office
    Remote work
    Flexible hours
    3 days per week

    PLDA

    Hillsboro, OR
    1 day ago
  • $141.91k - $200.34k

    Job Details:Job Description: As a Mixed Signal Logic Design Engineer, you will play a pivotal role in shaping the future of high-speed and...  ...systems analysisKnowledge of High-Speed I/O protocol stacks (UCIe, PCIe, USB, etc.)Experience with scripting languages e.g. Perl, bash/... 
    Suggested
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Hillsboro, OR
    2 days ago
  • $220.92k - $311.89k

     ...Description: We are seeking a highly experienced and motivated Principal Analog Design Engineer to lead the design and validation of cutting-edge...  ...understanding of high-speed communication standards such as PCIe (Gen5/Gen6) and Ethernet (100G/400G/800G).• Solid... 
    Principal
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Hillsboro, OR
    2 days ago
  • $127.4k - $236.6k

     ...silicon IP provider, is seeking to hire an exceptional Senior/Principal Design Verification Engineer to join our Memory Controller IP team...  ...Degree or above in EE/CS, minimum 10 years experience with HDL logic Design-Verification System Verilog testbench, Verilog/System... 
    Principal
    Full time
    Work experience placement
    Work at office
    Local area
    Remote work
    Flexible hours
    3 days per week

    PLDA

    Hillsboro, OR
    1 day ago
  • $141.91k - $200.34k

    Job Details:Job Description: Intel's HIPD team is looking for an experienced senior Logic design engineer to join the rapidly growing UCIE PHY IP for Intel's flagship datacenter/server designs.Responsibilities will include but not limited to:- Develops the logic design... 
    Full time
    Work experience placement
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Hillsboro, OR
    15 hours ago
  • $136k - $218.5k

    We are now looking for a Senior Logic Design Engineer!As a member of our CPU Logic Design Team, you will be responsible for the design of CPU on-chip and off-chip interconnect network, MP coherency and last-level and system caches, focusing on such tasks as micro-architectural... 
    Full time

    Nvidia

    Hillsboro, OR
    15 hours ago
  • $141.91k - $232.19k

    Job Details:Job Description: The Role and ImpactJoin Intel's distinguished team as an SoC Logic Design Engineer. In this role, you will pioneer the development of cutting-edge System-on-Chip (SoC) solutions, contributing to Intel's mission of creating transformative technology... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Hillsboro, OR
    4 days ago
  • $220.92k - $311.89k

     ...foundation of every product we build. This role is more than designing circuits; it's about shaping how we deliver power, performance...  ...scalability across future nodes and products.We're looking for a Principal Engineer who thrives on solving hard problems, someone who can... 
    Principal
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Hillsboro, OR
    2 days ago
  • $119.8k - $234.7k

     ...growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for a Senior PCIe IP Design Verification Engineer to help achieve that mission.The Compute Silicon & Manufacturing Engineering (CSME) organization within... 
    Ongoing contract
    Permanent employment
    Internship
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Hillsboro, OR
    1 day ago
  •  ...Development, Software Consultancy and Information Technology Enabled Services.Job DescriptionAt least 10 years of experience in VLSI/ASIC Design.At least 9 years of experience in Netlist-GDS flow with Synthesis, Layout (Floorplan, Place and Route, clock tree synthesis),... 
    Principal
    Permanent employment
    Full time
    H1b

    Sonsoft

    Hillsboro, OR
    2 days ago
  • $272k - $431.25k

     ...technical vision and strategy for next-generation developer tools, workflows, and technologies that improve developer productivity.Design and prototype new tools that can evolve into production-ready software.Collaborate with GPU architects, driver engineers, SDK teams... 
    Principal
    Full time

    Nvidia

    Hillsboro, OR
    15 hours ago
  • $164.47k - $269.1k

     ...Description: The Group: Intel's Advanced Design Foundational IP Organization (AD-FIP) within...  ...pathfinding and development of advanced logic, memory, and analog/mixed-signal circuits...  ...High-speed I/O Reference Designs (DDR, UCIe, PCIe, SerDes, GPIO), RF and Wireless Circuits (... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Hillsboro, OR
    4 days ago
  • $157.08k - $227.46k

     ...on LinkedIn and X.Join our Automotive OpenGMSL Team as a Principal Engineer - Digital IC Design and Architecture!Help shape the future of intelligent,...  ...SerDes standards and protocols, including Ethernet, USB, PCIe, and/or video (DisplayPort, CSI/DSI, HDMI)· Technical Standards... 
    Principal
    Permanent employment
    Full time
    Work experience placement
    Work at office
    Day shift

    Analog Devices

    Beaverton, OR
    1 day ago
  • $190.61k - $269.1k

     ...are seeking an experienced Senior Analog Design Engineer to join our engineering team. The...  ...-functional teams including architecture, logic, verification, physical design, layout, post...  ...communication standards such as UCIE and PCIe (Gen5/Gen6/Gen7).Core analog design principles... 
    Full time
    Work at office
    Local area
    Immediate start
    Shift work

    Intel

    Hillsboro, OR
    2 days ago
  • WHO YOU WILL WORK WITHYou’ll be part of the Activity Experiences Digital Product Design team, responsible for Nike’s Run Club (NRC) and Training Club (NTC) apps—shaping digital experiences that help athletes* start, stay motivated, and achieve their goals—as well as the... 
    Principal
    Full time
    Shift work

    Nike

    Beaverton, OR
    1 day ago
  • $220.92k - $311.89k

     ...Description: The Role and ImpactAs a Principal Engineer in AMS IP...  ...delivering scalable, high-performance designs that support Intel's broad...  ...Modeling: Architected end-to-end PCIe SerDes models (NRZ/PAM4) in...  ...teams on circuit trade-offs, logic design, and lab bringup.Customer... 
    Principal
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Hillsboro, OR
    3 days ago
  •  ...Technology Enabled Services.Job DescriptionAt least 7 years of experience in RTL Design verification of SoCs (VHDL, Verilog, System Verilog).At least 2 years of experience in PCIe Logical Phy and PIPE interface pre-silicon verification.Creating System Verilog / OVM test... 
    Permanent employment
    Full time
    H1b

    Sonsoft

    Hillsboro, OR
    2 days ago
  •  ...to advance athletic performance. In roles that span research, design, materials and manufacturing, the Advanced Innovation team looks...  ...across multiple innovation teams. WHO YOU WILL WORK WITH As our Principal Neuroscience Researcher, Sensory Explore , you will work as an... 
    Principal
    Full time

    Nike

    Beaverton, OR
    4 days ago
  • $161.55k - $317.6k

     ...Position Summary: We seek an experienced Senior Staff Collateral Design and DFM Engineer to join our MDCE team and help build a world-...  ...high-volume manufacturing (HVM) and ramp leading-edge advanced logic technologies. You will play a pivotal role in inventing and enhancing... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Hillsboro, OR
    15 hours ago
  • $141.91k - $200.34k

    Job Details:Job Description: About the RoleJoin the Design Technology Platform (DTP) organization within Intel Foundry as part of the X-Chip SoC Full-Chip Integration team. This team plays a critical role in enabling next-generation semiconductor innovation by delivering... 
    Full time
    Work experience placement
    Local area
    Immediate start
    Shift work

    Intel

    Hillsboro, OR
    3 days ago
  • $164.47k - $311.89k

     ...and many other applications. As part of our team, you will help design the next generation of high-performance microprocessors. We are...  ...implementation for integer, floating point and reservation station logic and can provide technical leadership to deliver world-class... 
    Full time
    Work experience placement
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Hillsboro, OR
    1 day ago
  • $220.92k - $311.89k

    Job Details:Job Description: The Role and ImpactAs a Principal Engineer in Analog Circuit Design, you will be at the forefront of innovation, driving technical...  ...with SerDes fundamentals - Familiarity with UCIe and PCIe specifications- Strong understanding of analog... 
    Principal
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Hillsboro, OR
    2 days ago
  • $136k - $218.5k

     ...on the world.We are now looking for a motivated Senior Physical Design and Timing Engineer to join our dynamic and growing team. If you...  ...complex blocks, IPs, or chips from RTL/netlist to tapeout through logic synthesis, floorplanning, placement, clock-tree synthesis,... 
    Full time

    Nvidia

    Hillsboro, OR
    4 days ago
  • $105.65k - $200.34k

    Job Details:Job Description: Develops the logic design, register transfer level (RTL) coding, and simulation for a CPU required to generate cell libraries, functional units, and the CPU IP block for integration in full chip designs. Participates actively in the definition... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Hillsboro, OR
    2 days ago
  • WHO YOU WILL WORK WITHAs the Lead Material Designer, Nike Golf, You will collaborate closely with teams across Nike Footwear Design, Color Design, Graphic Design, Digital Design, Marketing, and Development to bring the seasonal creative direction to life through innovative... 
    Full time
    Seasonal work

    Nike

    Beaverton, OR
    2 days ago
  • WHO YOU'LL WORK WITHThis designer will report into the Field Sports Apparel Design Manager and work alongside a cross-functional team responsible for the creation and evolution of Branded Lifestyle Field Sports and Nike Team Builder apparel collections.This role requires... 
    Full time
    Seasonal work

    Nike

    Beaverton, OR
    15 hours ago
  • $141.91k - $269.1k

    Job Details:Job Description: Job Description:As a Qubit Control Physical Design Engineer, you will drive or participate in the following:• Drive RTL-to-GDS design convergence through logic synthesis and place-and-route tools targeting ambitious PPA goals.• Will be responsible... 
    Full time
    Work at office
    Local area
    Immediate start
    Shift work

    Intel

    Hillsboro, OR
    15 hours ago
  • DescriptionThe Marketing Designer is responsible for creating compelling visual communications that elevate the Planar brand and support marketing, product, sales enablement and demand generation initiatives. Working across digital and traditional media, this role develops... 
    Full time
    Contract work
    Temporary work
    Work at office
    Local area
    Immediate start
    Flexible hours

    Planar Systems

    Hillsboro, OR
    3 days ago
  • $211.4k - $298.44k

     ...manufacturing readiness, and continuous improvement across advanced logic technologies.The MDCE organization is responsible for...  ...technology nodes.Intel is seeking an experienced and highly influential Principal Engineer, Module Development with deep expertise in Chemical... 
    Principal
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Hillsboro, OR
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Principal PCIe Logic Design. Be the first to apply!