Senior Manager, High-Speed Analog & Memory IP
Advanced Micro Devices , Inc.
Advanced Micro Devices, Inc. (AMD) in Santa Clara, CA, seeks a senior candidate to lead the Memory I/O design team. You will define circuit architectures, specify high-speed blocks, calibrate and model link performance, and guide Analog, Digital and Firmware teams through to production.
The role emphasizes strong analytical thinking, risk management, and hands-on circuit design with an emphasis on low-power, area-efficient implementations. Visa sponsorship is not available.
#J-18808-LjbffrVacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Senior Manager, High-Speed Analog & Memory IP in Santa Clara, CA vacancy
$277.4k - $350k
...silicon, foundation IP is not a commodity.... ...looking for a Sr. Manager, Foundation IP to own... ...custom cell and memory definition, to characterization... ..., SRAM-heavy and high-utilization blocks.... ...memories (Vmin, speed, leakage, aging,... ...and PPA metrics to senior leadership through...SeniorLocal areaFlexible hoursAmazon
Cupertino, CA2 days ago- ...ROLE: AMD seeks a candidate who will be managing the Memory I/O design team supporting the... ...simulation and implementation of future LPDDR IPs. The focus of the activity will be... ...circuit architecture and design of critical high-speed analog and digital blocks, definition of...Senior
AMD
Santa Clara, CA3 days ago $219k - $351k
...Memory IO Lab EngineerAdvancing the World's Technology TogetherOur... ...You'll DoHands on in analog circuit design, which includes... ...not limited to the following: high-speed data converters, PLL, and SERDES... ...human recruiting team and hiring managers to ensure every candidate is...SuggestedFlexible hoursSamsung Semiconductor
San Jose, CA3 days ago$75k - $232k
...Mixed Signal Development Group is responsible for delivering analog and mixed-signal IPs to product divisions within Microchip. We work with... ...be on key analog and mixed-signal building blocks such as high-speed SERDES, PLLs, PVT sensors, IOs, and other critical IPs. You...SuggestedFull timeMicrochip Technology
San Jose, CA2 days ago- ...AMD is seeking a seasoned Memory PHY Design Engineer to shape digital PHY architecture, RTL, and firmware for LPDDR and DDR technologies. You will collaborate with analog, circuit, verification, firmware, physical design, and system teams to improve power, performance...Senior
AMD
Santa Clara, CA2 days ago $136k - $218.5k
...choice to join us today.The mixed-signal high-speed I/O group delivers innovative PHY designs... ...world today. Our portfolio includes PHY IPs and Chips for both copper and fiber channels... .... You will collaborate closely with analog designers and system architects to develop...SeniorFull timeNvidia
Santa Clara, CA2 days ago$220k - $290k
...microLED technologies for high-performance computing... ...that break the memory-wall bottleneck in AI data... ...Leading Developer for High-Speed microLED Arrays, you will... ...with high-speed analog/mixed-signal IC designers... ...high-speed operation. Manage IP and Technology Roadmap:...Inlighten Technologies
Santa Clara, CAmore than 2 months ago$196k - $310.5k
...you looking for a Digital Design Manager role? As a Senior Digital Design Manager in our Mixed-Signal High-Speed I/O SerDes group, you'll lead a... ...protocols, serving as key IPs in sophisticated SoCs. You'll collaborate closely with analog designers, system architects, and...Full timeNvidia
Santa Clara, CA3 days ago- ...The role focuses on defining architecture, leading key hardware initiatives, and delivering high-performance networking products. The position requires deep expertise in high-speed digital design, signal and power integrity, and hands-on lab validation. Collaboration...Senior
- ...Micron Technology, Inc. in the United States is seeking an experienced Senior SI Architect to lead early‑phase architecture exploration for high‑speed memory and system interfaces. You will model, simulate, and translate findings into architectural intents, drive end‑...Senior
Micron Technology
San Jose, CA23 hours ago - ...Inc. is seeking an experienced ASIC Design Engineer to develop high-speed digital blocks for optical communication systems. The candidate will own RTL/ASIC blocks and collaborate across DSP, SerDes, Analog, and Verification teams to meet stringent performance, power, and...Senior
Celero Communications, Inc.
San Jose, CA9 hours ago $140k - $215k
...ultimate goal of enabling human life on Mars.SR. PRODUCT SALES MANAGER (STARLINK HIGH SPEED CONNECTIVITY)The Starlink Enterprise Sales team is hiring a... ...in carrier Ethernet, dedicated internet access (DIA), and IP transit to identify and develop improvements to pricing,...SeniorPermanent employmentTemporary workWork experience placementWork at officeWorldwideWeekend workSpaceX
Palo Alto, CA23 hours ago- ...Celero Communications is seeking a High-Speed CMOS PLL Analog Design Engineer to deliver transformative High-Speed Interconnect Technology. You will play a key role in designing PLLs for next generation optical transceivers and ADC/DAC systems. The ideal candidate has...Senior
Celero Communications
San Jose, CA3 days ago - ...Lumilens is seeking a Senior Physical Design Engineer to join our silicon design team, developing high‑performance ASICs on 5nm and 3nm TSMC nodes. You... ...timing and power closure for ultra‑high‑speed designs. Collaborate with RTL, STA, IP, and verification teams to solve...Senior
Lumilens
San Jose, CA3 days ago $159.73k - $296.64k
...High-Speed Analog/Mixed-Signal Circuit Design EngineerThe successful candidate shall possess the capability to design and analyze high-speed,... ...proven tracking record of designing complex analog / mixed signal IPs or chips in deep submicron CMOS technologies.Must have...Temporary workLocal areaRemote workNokia
San Jose, CA4 days ago- ...Technologies provides high-performance, ultra-low power IP solutions across... ...rapidly, and are seeking senior technical leadership... ...of ultra high-speed SerDes IP at 448G and... ...strategy — and align analog front-end, CTLE, and... ...architecture, latency, and memory trade-offs....
Omni Design Technologies
Milpitas, CA27 days ago - Job Overview:At Arm, the High-Speed I/O Architect defines and designs innovative on-chip interconnect... ...a range of silicon products.Define IP and subsystem roadmaps for high-speed I/O... ...-speed I/O subsystems to meet compute, memory, and interconnect performance targets.Partner...Work at officeLocal areaShift work
ARM
San Jose, CA3 days ago - ...Job Overview:At Arm, the High-Speed I/O Architect defines and designs innovative on-chip interconnect... ...a range of silicon products.Define IP and subsystem roadmaps for high-speed I/O... ...-speed I/O subsystems to meet compute, memory, and interconnect performance targets.Partner...Work at officeLocal areaShift work
ARM
San Jose, CA4 days ago - ...seeks a Principal ASIC Design Engineer to lead digital design for high-speed interfaces, steering architecture through tape-out. You will... .../ SystemVerilog blocks, craft block specs, and coordinate with analog teams for optimal integration and timing targets. The role demands...
AnySilicon
San Jose, CA3 days ago $136k - $218.5k
...motivated and creative Senior Verification Engineer to join our Tegra SoC IP Verification team. Our mission... ...generation of scalable, high-performance, multi-chip... ...to verify complex High Speed Coherent Interconnect... ...latency, QoS, and traffic management.Strong scripting skills...SeniorFull timeNvidia
Santa Clara, CA3 days ago$168k - $264.5k
NVIDIA is looking for a Senior Design Engineer for our Coherent High Speed Interconnect team!For two decades, NVIDIA has pioneered visual computing, the art... ...layerExperience with physical layer of interconnects such as Memory (DDR, LPDDR etc..) , PCIE , SerDesExperience and...SeniorFull timeNvidia
Santa Clara, CA2 days ago$154k - $286k
...AVIP (Accelerated Verification IP) and Virtual Bridge (VB) business... ...portfolio, enabling high‑performance verification on Palladium... ...SoCs and systems at much higher speed and scale than traditional simulation... ...compute, AI, networking, and memory‑coherent systems, where early...SeniorCadence Design Systems
San Jose, CA2 days ago$232k - $368k
...(SCG) sees every silicon program from first power-on to high-volume production. We sit at the intersection of architecture... ...efficieresolvency, yield, and quality. We are hiring a Senior Manager to lead our Silicon Speed Productization team. In this role you will own...SeniorFull timeShift workNvidia
Santa Clara, CA1 day ago$221k - $301k
Principal Memory Design Engineer/Senior Technical ManagerCategoryChip DesignLocationSan Jose, CAExperienceMore... ...team in San Jose, CA is seeking a highly experienced memory design engineer to... ...to work independently, effectively managing multiple tasks, and collaborating...SeniorTemporary workMediaTek
San Jose, CA2 days ago$150k - $250k
...and refinement of Multi-Gbps PAM4 SerDes IP. Design and debug experience on RTL level... ...with system and test engineers to develop high speed interface, package/board, and system... ...bridge chip products.Responsibilities :• Analog/Mixed-Signal design, simulation and verifications...SeniorOmnivision Technologies
Santa Clara, CA3 days ago$102.3k - $209.5k
...following languages: EnglishOracle is seeking a Senior Strategic Sourcing Manager who will help develop end-to-end strategy for Memory and Storage-based products and technologies... ...(OCI) and on-premises platforms. This highly visible role is critical to managing supply...SeniorTemporary workFlexible hoursOracle Corporation
Santa Clara, CA2 days ago$176k - $280k
...candidate experience amidst our high application volumes, each... ...gathering, validating, their views on memory demand/supply dynamics across... ...datasetsPresent findings to senior leadership in a clear, story-... ...recruiting team and hiring managers to ensure every candidate is evaluated...SeniorFlexible hoursSamsung Semiconductor
San Jose, CA23 hours ago$91k - $232k
...broad spectrum of high-performance linear,... ...mixed-signal, power management, thermal management... ...Programmable Read Only Memory (EEPROM), Serial... ...also license Flash-IP solutions that are... ...Technical Staff Engineer – Analog Design (SRAM Design... ...full custom high speed SRAM block for...SeniorHVAC Total FM Recruitment
San Jose, CA1 day ago$176k - $280k
Please Note:To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10... ...You’ll DoWe are seeking a highly experienced and proactive Senior Manager, Memory Sales to lead one of the company’s most critical strategic accounts...SeniorFlexible hoursSamsung Semiconductor
San Jose, CA23 hours ago$168k - $310.5k
...Signal Design Validation Engineer to join our Santa Clara team. You will be responsible for the characterization and validation of high-speed mixed-signal circuits, creating tests, and resolving issues through innovative solutions. The ideal candidate has a BS in...SeniorNVIDIA Corporation
Santa Clara, CA4 days ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior Manager, High-Speed Analog & Memory IP. Be the first to apply!
Related searches
- language manager Santa Clara, CA
- assessment manager Santa Clara, CA
- launch manager Santa Clara, CA
- company manager Santa Clara, CA
- advocacy manager Santa Clara, CA
- onsite manager Santa Clara, CA
- planning and scheduling manager Santa Clara, CA
- hris manager Santa Clara, CA
- printing manager Santa Clara, CA
- dental lab manager Santa Clara, CA