SoC Design Verification Lead
$200k - $300kVelaura
Role Overview We are looking for an experienced verification leader to help verify and deliver Velaura's next generation Physical AI SoC. You will work closely with architects, RTL engineers, software engineers and system teams to establish confidence in the correctness, performance, reliability and safety of the design, from individual RTL blocks through complete hardware and software systems running real workloads. This role leads system level verification. You will own the SoC verification plan and carry it through sign off and into tape out, covering boot and root of trust, clock and reset topology, low power behavior, and the IO and memory subsystems. You will set technical direction for a small team while staying hands on in the environment yourself. Responsibilities Own the SoC level verification strategy, plan and execution for the Velaura Physical AI SoC. Build and lead a team of SoC verification engineers, setting technical direction and reviewing their work. Define the SoC verification architecture and environment, and stay hands on in the code. Coordinate verification across boot and security, clock and reset, low power, and the IO and memory subsystems. Define sign off criteria and coverage goals, and drive closure through tape out. Track and report verification progress, coverage and risk to engineering leadership. Work with architecture, RTL, DFT, firmware and software teams on system level correctness and pre silicon bring up. Partner with CAD and infrastructure teams on simulation, emulation and regression capacity. Required Qualifications 12 or more years in design verification, including significant SoC level experience. Experience leading SoC verification across multiple projects through sign off and tape out. Experience building and leading a team of verification engineers. Experience with SystemVerilog, UVM, C and C++ and coverage driven verification at system level. Experience managing simulation flows on CPU based SoCs such as ARM or RISC-V. Knowledge of IO and memory subsystem IP such as PCIe and LPDDR5 or LPDDR6. Experience verifying boot and root of trust, clock and reset topology, and low power behavior at system level, including CDC, RDC and UPF based flows. Excellent communication skills and the ability to influence engineering leaders across disciplines. Preferred Qualifications Experience with HW and SW co verification and pre silicon software bring up. Experience with emulation and FPGA prototyping at SoC level. Experience with one or more of ISO 26262, IEC 61508, IEC 61511 or ISO 13849. Experience verifying QoS, latency sensitive or real time systems. Experience with post silicon bring up, debug and root cause analysis. Experience building a verification team at an early stage company. Familiarity with robotics, drones, autonomous vehicles or industrial automation systems. Experience using AI assisted verification workflows to improve productivity and coverage. $200,000 - $300,000 a year Compensation & Benefits At Velaura, we believe exceptional talent deserves exceptional rewards. Compensation for this role includes a base salary and very competitive equity compensation, allowing team members to share in the company’s long-term success. The base pay listed represents a good faith estimate that the Company reasonably expects to pay for this position at the time of hire. Actual compensation will depend on multiple factors, including the candidate's skills, qualifications, relevant experience, and geographic location. In addition to base salary and equity compensation, Velaura offers a comprehensive benefits package that may include medical, dental, and vision coverage; paid time off; flexible work arrangements; professional development opportunities; and other benefits designed to support the well-being and growth of our team. medical, dental, and vision coverage paid time off flexible work arrangements professional development opportunities and other benefits designed to support the well-being and growth of our team. Velaura is committed to pay equity and transparency and regularly benchmarks compensation to ensure we remain competitive in the market. Why Velaura? Velaura is building next-generation compute technology for cloud, edge, and PhysicalAI. Our solutions will enable robots, autonomous systems, drones, and other intelligentmachines to operate efficiently in the physical world. This is an opportunity to help build foundational technology at a time when the industry is undergoing fundamental change. You will work alongside experienced leaders, architects, engineers, and operators who have delivered industry-defining products across mobile, cloud, semiconductor, and AI platforms. If you enjoy solving difficult problems, working across disciplines, and helping shape thefuture of Physical AI, we would love to hear from you. Equal Employment Opportunity and Accommodations Velaura is an Equal Opportunity Employer that is committed to inclusion and diversity.Qualified applicants will receive consideration for employment without regard to race,color, religion, national origin, gender, sexual orientation, gender identity, disability orprotected veteran status. We also take affirmative action to offer employment opportunities to minorities, women, individuals with disabilities, and protected veterans. Velaura is committed to working with qualified individuals with physical or mentaldisabilities. Applicants who would like to contact us regarding the accessibility of ourwebsite or who need special assistance or a reasonable accommodation for any part ofthe application or hiring process may contact us at: View email address on click.appcast.io. This contact information is for accommodation requests only. Evaluation of requests for reasonableaccommodation will be determined on a case-by-case basis. #J-18808-Ljbffr Velaura
$200k - $300k
...are looking for an experienced verification leader to help verify and... ...s next generation Physical AI SoC. You will work closely with architects... ...reliability and safety of the design, from individual RTL blocks... ...real workloads. This role leads system level verification. You...SuggestedFull timeFlexible hours- ...Sunnyvale, CA seeks a senior architect to lead design teams through full ASIC/FPGA cycles,... ...handoff. You will partition complex SOCs, balance performance and power, and drive... ...SystemVerilog while collaborating with verification, DFT, and physical design groups. You will...Suggested
- ...GlobalFoundries is seeking a PMTS Digital Design Engineer to lead architecture implementation,... ...expertise and the ability to drive complex SoC programs from concept through silicon... ...You will collaborate with architecture, verification, physical design, DFT, firmware, and software...Suggested
- Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance... ...core-level testbench development and verification, shaping how our out-of-order RISC-V... ...development, or closely related digital design.You have deep hands-on experience building...SuggestedPermanent employment
$216.2k - $394k
...ASIC Design Engineering Lead - SoC IP DMA In this highly visible, hands-on role, you will lead a team of engineers at the center of Apple'... ...activities of the team, e.g. micro-architecture, RTL design, verification strategy, debug, and infrastructure development Scope...SuggestedWorldwideRelocation- Apple Inc. in Santa Clara, CA, is seeking a Circuit Design Engineering Lead to spearhead a custom circuits team within the SOC design effort. You will drive high-performance, low-power standard cells, coordinate with CPU/SOC/GPU teams, and guide PDV/PDK migrations to deliver...
- Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance... ...focused test generator development and verification strategy, shaping how our out-of-order... ....Who You Are You bring 8+ years in CPU design verification, test generation, or...Permanent employment
$240k - $333k
Design, build, and scale constrained-random verification environments using SystemVerilog and UVM for high-speed physical-layer DSP blocks.Build co-simulation frameworks... ...noise, ISI, and high-frequency jitter profiles.Lead the debugging of RTL and environment failures,...WorldwideShift work$192k - $278k
Lead the PCIe microarchitecture and Register-Transfer Level (RTL)... ...development, ensuring high-performance designs that strictly adhere to Power,... ...goals.Coordinate with Verification and Physical Design teams to... ...will architect and implement SoC-level RTL for our next-generation...Worldwide$192k - $278k
Lead effort for timing constraint creation and validation, timing... ...related problems to Electronic Design Automation (EDA) vendors and... ...in leading STA activities for SOC.Experience leading physical design... ...and leverage your design and verification expertise to verify complex...Full timeWorldwide$192k - $278k
...as the primary point of contact for IP and SoC functional verification for cross functional teams.Coordinate with architecture, design teams, Sival and SW teams in defining the... ...emphasis on computer architecture.Experience leading design verification of an SoC or large...Worldwide$201.3k - $272.4k
...within AWS Utility Computing) designs silicon and software that... ...customers change the world.Custom SoCs (System on Chip) live at the... ...for a Physical Design Verification Manager to join our backend team... ...candidate will be responsible for leading our Physical Design...Local areaFlexible hours$219k - $351k
...global leader whose innovative designs are pushing the boundaries of... ...technology for memory and storage. The SOC team within DDL focuses on the... ...as a Director, Design Verification. You’ll focus on enhancement... ...verification strategy and methodology.Lead the team to successful...Work experience placementFlexible hours$192k - $278k
Lead the functional verification team for significant portions of TPU Compute team, setting and communicating... ..., working with cross-functional design, architecture and power teams to achieve... ...leading verification efforts of complex SoC projects, involving compute...Worldwide- ...switches. This is the first silicon and system designed from the ground up for AI and the... ...proposition have been widely validated by leading hyperscalers. The company has raised... ...We are seeking a hands-on ASIC Design Verification Lead to own verification execution for complex...
$220k - $250k
...collaborate towards our shared purpose. About the role We're looking for a seasoned RTL Design Tech Lead to drive micro-architecture, RTL development, and technical execution for complex ASIC/SoC programs. This role combines deep hands-on design expertise with technical...- ...generation compute workloads. As a CPU Physical Design Integration engineer, you will lead end-to-end integration, physical verification and final tape-out signoff checks,... ...bump and RDL, and a track record of multiple SOC tape-outs on modern nodes. #J-18808-Ljbffr...
$220.92k - $311.89k
Job Details:Job Description: The Role and ImpactWe are seeking a highly experienced a Director, SoC Design Engineering, to lead the functional verification efforts for cutting-edge system-on-chip (SoC) designs. In this strategic role, you will define and implement scalable...Full timeWork experience placementLocal areaImmediate startWorldwideShift workNight shift$176k - $322k
...world to learn, communicate and advance faster than ever.As a Design Architecture Lead in Non-Volatile-Engineering NAND Flash design team at... ...manufacturability of productSupervising and manage the full chip verification activities including planning, tracking, and criteria...Full timeLocal areaImmediate start- ...performance computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI breakthroughs,... ...the world forward.THE ROLE: We are seeking a lead Physical Design Engineer to ensure that CPU Cores and SOC meet Thermal requirements and Silicon Performance...
$192k - $278k
...area (PPA) tradeoffs to achieve optimal design closure.Develop and improve advanced physical... ...closure, routing, extraction, physical verification (design rule checking (DRC)/layout... ...electromigration (EM)/IR, and final signoff.Lead sub-chip execution and drive delivery,...Worldwide$75k - $232k
...at Microchip because we help design the technology that runs the... ...within Microchip. We work with leading edge CMOS and FinFET... ...support—across a range of advanced SoC projects. Your focus will be... ...integration guidelines, and verification plans.Lead the evaluation, selection...Full time$116k - $216k
...CA - Hybrid (Friday Remote)Our Team:Semtech Corporation is a leading supplier of analog and mixed-signal semiconductors for high-... .../automotive (ITA) control applications.Job Summary:The Design Verification (DV) Manager is responsible for leading a verification team,...Full timeWork at officeRemote work- ...Apple Inc. in Sunnyvale is seeking an ASIC Design Engineering Lead for the SoC IP DMA effort. You will split time between leading a focused team and contributing as a hands-on technical contributor to microarchitecture, RTL delivery, and debug. You will mentor engineers...
$121.9k - $195k
....Job Description:We are seeking a Digital Mixed-Signal Lead with a strong digital design and architecture background to lead the development of... ...define clean boundaries at the analog-digital interface.Verification Partnership: Partner with Verification Teams to drive Mixed...Full timeLocal area$185.5k - $344.5k
...make an impact on the world of technology.LocationSan Jose, CA and Austin, TXJob DescriptionResponsibilities As a Design Verification Team Director, lead and run the Processor Verification team, you will be responsible for the verification of microprocessor cores and their...Full timeFlexible hours$192k - $278k
...practical experience. 10 years of experience in physical design, including leading full-chip or sub-chip implementation such as RTL2GDSII... ...loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific...Worldwide- Google Sunnyvale seeks a PCIe Design Engineer to shape the PCIe/SoC RTL for next-generation data center accelerators. You will architect and implement SoC-level RTL, building core infrastructure like clocking, reset, and chip management, while collaborating with software...
- Principal ASIC Engineering Lead (Physical Design OR STA)Up to $230k base, + 30% bonus plus around $800k-$1.2m in stocks which vests over 4... ...architecture, microarchitecture, Verilog RTL development, front end verification, DRC, and logic synthesisKnowledge of DFT methods...
$223.44k - $307.23k
...way the world connects, powers up, or thinks? As a Thermal Design Engineer - Lead Principal on our Research & Development team, you'll have... ...right to work in the United States under applicable law, verification of satisfactory references, successful completion of a background...Local area
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to SoC Design Verification Lead. Be the first to apply!


