Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

ASIC Design Engineer (eInfochips)

Arrow Electronics

Position:

ASIC Design Engineer (eInfochips)

Job Description:

Role: Asic Design Engineer

Location: Mountain View CA (Remote)

Note: Seeking candidate with Fusion Compiler and Scripting experince.

What candidate will Be Doing:

  • Proficient in Verilog/System Verilog coding constructs.

  • Knowledge of front-end tools (Verilog simulators, Connectivity tools, CDC checkers, low power static checkers, linting)

  • Experience with high speed PCIe designs and protocols.

  • Experience with Industry standard interface protocols such as AXI, APB, etc.

  • Experience with ARM Fabric IPs.

  • Experience with IPXACT.

  • Understanding of Computer Architecture fundamentals.

  • Ability to write scripts using Python, Tcl, Perl etc.

  • Experience in EDA tools such as VCS, VCLP, Spyglass Lint, Questa CDC, Fusion Compiler, Design Compiler, Genus.

  • Proficiency with UPF (Low power intent)

  • Proficiency in clock crossing techniques.

  • Knowledge of Static Timing Analysis and understanding of timing signoff fundamentals.

What we are looking for:

  • Good in understanding RTL Design and Digital concepts

  • Strong experience with EDA tools: Fusion Compiler, CDC

  • Scripting: Pearl, Python, TCL

  • At-least 5+ years of experience in Verilog Design

  • AMBA AXI bus along-with ARM or C based processor

  • Ensure customer satisfaction.

  • Reporting to customers on daily or weekly progress effectively

Work Arrangement Fully Onsite: Must be able to travel to an Arrow Client office location as requested by Arrow Client leadership.

Location: Mountain View CA (Remote)

About eInfochips:

eInfochips , an Arrow company (Fortune#154), is a leading global provider of product engineering and semiconductor design services. A rich history of over two decades, with over 500+ products developed and 40M deployments in 140 countries, eInfochips continues to fuel technological innovations in multiple verticals. eInfochips has strategic technology partnerships with Qualcomm, NVIDIA, NXP, Analog Devices, Texas Instruments, Amazon, Microsoft and Google to name a few. Along with Arrow’s $38B in revenues, 22,000 employees, and 345 locations serving over 80 countries, eInfochips is primed to accelerate connected products innovation for 150,000+ global clients. eInfochips acts as a catalyst to Arrow’s Sensor-to-Sunset initiative and offers complete edge-to-cloud capabilities for its clients. Please visit for our portfolio of product engineering services across

various industries & verticals.

Arrow’s Sensor-to-Sunset initiative and offers complete edge-to-cloud capabilities for its clients. Please visit for our portfolio of product engineering services across various industries C verticals.

EEO Statement:

Arrow is an equal opportunity employer. All applicants will be considered for employment without attention to race, color, religion, gender, age, sexual orientation, gender identity, national origin, veteran or disability status.

Location:

US-CA-Mountain View, California (Google)

Time Type:

Full time

Job Category:

Engineering Services

EEO Statement:

Arrow is an equal opportunity employer. All applicants will be considered for employment without attention to race, color, religion, gender, age, sexual orientation, gender identity, national origin, veteran or disability status. (Arrow EEO/AAP policy) (

All Arrow job postings are for existing job vacancies . We anticipate this requisition will be open for a minimum of five days, though it may be open for a longer period of time. We encourage your prompt application.

Arrow Electronics, Inc.'s policy is to provide equal employment opportunities to all qualified employees and applicants without regard to race, color, religion, age, sex, marital status, gender identity or expression, sexual orientation, national origin, disability, citizenship, veran status, genetic information, or any other characteristics protected by applicable state, federal or local laws. Our policy of equal employment opportunity and affirmative action applies to all employment decisions personnel policies and practices, or programs.

Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the ASIC Design Engineer (eInfochips) in Mountain View, CA vacancy
  • $87.4k - $132k

     ...Position: Design Verification Engineer (eInfochips Inc) Job Description: What You'll Be Doing: Strong SV/UVM expertise AXI/NOC/Ethernet/PCIe...  ...for architecting Verification Environment for ASIC SoC and providing verification support from defining verification... 
    Suggested
    Hourly pay
    Full time
    Temporary work
    Work experience placement
    Work at office
    Night shift

    Arrow Electronics, Inc.

    San Jose, CA
    3 hours ago
  •  ...Position: Physical Design Engineer II (eInfochips Inc) Job Description: What You'll Be Doing: Execute synthesis, PNR, and STA for assigned partitions of ASIC chip adhering to strict schedules and design goals. Work closely with architects, RTL designers,... 
    Suggested
    Full time
    Temporary work
    Work at office

    Arrow Electronics, Inc.

    San Jose, CA
    3 hours ago
  • $138k - $198k

    Plan the verification of complex digital design blocks by fully understanding the design...  ...specification and interacting with design engineers to identify important verification scenarios...  ...logic at RTL using SystemVerilog/UVM for ASICs.Preferred qualifications:Master's degree... 
    Suggested
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  • $163k - $237k

     ...execute scalable testplans and coverage models designed to track, manage, and close requirements...  .... Mentor and guide junior verification engineers on design verification (DV) engineering...  ...efficiency, and integration.As an Senior ASIC Design Verification Engineer, you will be... 
    Suggested
    Worldwide

    Google

    Mountain View, CA
    4 days ago
  • $175k - $280k

     ...actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.SR. ASIC DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink,... 
    Suggested
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    1 day ago
  • $120k - $250k

     ...AI quality and availability. MatX is seeking silicon physical design engineers to join our team as we create best-in-class silicon for high-performance...  ...or equivalentMinimum 8 years of industry experience in ASIC Physical DesignGreat interpersonal and communication... 
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    6 days ago
  • $183k - $247.6k

     ...Lab126 is an inventive research and development company that designs and engineers high-profile consumer electronics. Lab126 began in 2004 as a...  ...Echo. What will you help us create? The Role: As a Senior ASIC Design Engineer, you will be part of an advanced design and... 
    Work experience placement
    Local area
    Flexible hours

    Amazon

    Sunnyvale, CA
    6 days ago
  • $163k - $237k

    Participate in the Physical Design of complex blocks.Contribute to the design and closure...  ...qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science,...  ...within AI/ML-driven systems. As an ASIC Physical Design Engineer, you will collaborate... 
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  • $175k - $215k

     ...ASIC Design Verification Engineer Waymo is an autonomous driving technology company with the mission to be the world's most trusted driver. Since its start as the Google Self-Driving Car Project in 2009, Waymo has focused on building the Waymo Driver—The World's Most... 
    Full time
    Remote work

    Waymo

    Mountain View, CA
    5 days ago
  •  ...Position: Design Verification Engineer (Einfochips) Job Description: Experience: 6+ Years Location: San Jose CA   Job Description: What candidate will Be Doing: At-least  6+ years of experience   in   System Verilog HVL and C++/C At-least... 
    Full time
    Temporary work
    Work at office

    Arrow Electronics, Inc.

    San Jose, CA
    3 hours ago
  • $95.9k - $149.6k

     ...Position: Design Verification Engineer(eInfochips Inc) Job Description: What You'll Be Doing: Strong SV/UVM expertise AXI/NOC/Ethernet/PCIe/UCIe Switch expertise is needed CPU ARM/RISC-V with C knowledge Regression & Coverage Closure What We Are... 
    Hourly pay
    Full time
    Temporary work
    Work experience placement
    Work at office
    Night shift

    Arrow Electronics, Inc.

    San Jose, CA
    3 hours ago
  • $165k - $241.4k

     ...Switching, Routing, and Wireless products. We design networking hardware for enterprises,...  ..., and testing some of the most advanced ASICs in the industry.Your ImpactParticipate...  ...in electrical/computer science/computer engineering/related degree and 7+ years of related experience... 
    Full time
    Temporary work
    Local area
    Worldwide
    Flexible hours

    CISCO Systems

    San Jose, CA
    3 days ago
  • $165k - $241.4k

     ...and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to...  ...future of the digital world.Your ImpactSet vision and strategy for ASIC verification methodology and execution across multiple programs... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago
  • $106.4k - $172.15k

     ...solving, stronger relationships, and the kind of precision that drives great outcomes.Job SummaryYour Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next-generation firewall products meet or exceed industry... 
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    3 days ago
  • $163k - $237k

     ...End (AFE) using Real Number Modeling (RNM) or SystemVerilog-AMS.Design, implement, and maintain scalable UVM-based simulation...  ...blocks.Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, or a related technical field.8 years of... 
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  • $167.7k - $245.2k

     ...help each other grow. Because full product development—from design to qualification to production—is within our team, we’re...  ...differently, experiment more, and work quickly. As an ASIC Design Verification Engineer, you will play a critical role in developing Cisco’s revolutionary... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    3 days ago
  • $136k - $218.5k

    NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world's leading GPUs and SoCs. This position offers you an outstanding opportunity to influence performance of the next generation GPU and SoC, allowing you to... 
    Full time
    Work experience placement
    Remote work

    Nvidia

    Santa Clara, CA
    5 days ago
  •  ...perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. THE ROLE: AMD is looking for an ASIC Design STA engineer to contribute to the development of large SoCs, featuring multiple physical blocks and over 300 clock domains. The... 

    AMD

    San Jose, CA
    4 days ago
  •  ...will be involved in the microarchitectural design and RTL implementation of Adaptive SoC...  ...functional coverage.Work closely with test engineers to implement design-for-test (DFT) and...  ...EXPERIENCE:Proven background experiences in ASIC design.Knowledge of industry-standard on-... 

    AMD

    San Jose, CA
    4 days ago
  • $116k - $189.75k

     ...a lasting impact on the world.At NVIDIA, our passion for innovative technology and dedication to excellence guide us. As an ASIC Design Engineer, you will build powerful SoC and GPU products. These products support everything from consumer graphics to self-driving cars... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    1 day ago
  • $116k - $189.75k

    We are now looking for an ASIC Design Efficiency Engineer! NVIDIA is seeking extraordinary methodology engineers to design hardware accelerators and processors on our next-generation mobile, embedded and datacenter platforms. This position offers the opportunity to have... 
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  •  ...we advance your career. THE ROLE: You will contribute to the ASIC (chip) design for high-performance network chips: AINIC and DPU. As a...  ...architecture, IP design, Physical Design teams, and product engineers to achieve first pass silicon success.THE PERSON:A successful... 

    AMD

    Santa Clara, CA
    1 day ago
  • $168k - $264.5k

    We are now looking for a Senior ASIC Design Engineer - DFX!NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing... 
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $200k - $300k

    Job Title: Lead SoC Design Engineer - Edge AI, High-Performance ASICJob Location: Los Altos, CA - hybridCompensation: $200K - $300K base DOE...  ...team to drive engineering outcomes and partner with a Tier-1 ASIC design house through the process. As our Lead SoC Design Engineer... 

    CyberCoders

    Los Altos, CA
    6 days ago
  • $136k - $218.5k

     ...world. This is our life’s work, to amplify human inventiveness and intelligence.We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team. If you want to challenge yourself and be a part of something great,... 
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

    The clocks group is looking for a top-notch ASIC engineer to join the team. The Team is responsible for crafting all aspects of GPU and CPU clocking. The team collaborates with the front design team to understand the clocking requirements for the chip. The clocks team interacts... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    5 days ago
  • $136k - $218.5k

    We are now looking for an ASIC Design Engineer. NVIDIA is seeking best-in-class ASIC Design Engineers to design and implement the world’s leading SoC's and GPU's. This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting... 
    Full time

    Nvidia

    Santa Clara, CA
    6 days ago
  • $150k - $250k

    Job Title: Senior ASIC Design EngineerJob Location: Santa Clara, CA or Boston, MACompensation: $150K - $250K base DOE plus equityRequirements...  ...OverviewWe are seeking a highly skilled Senior ASIC Design Engineer to lead the design and development of advanced ASIC solutions.... 

    CyberCoders

    Santa Clara, CA
    4 days ago
  • $168k - $336k

     ...into intelligence, inspiring the world to learn, communicate and advance faster than ever.What’s Encouraged Daily:As a Senior ASIC Design Engineer and domain expert, you will perform logic design across the full ASIC lifecycle from specifications and microarchitecture to... 
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    3 days ago
  • $196k - $310.5k

    We are now looking for a Senior ASIC Floorplan Design Engineer!NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement the world’s leading SoC's and GPU's. This position offers you a unique opportunity to craft and to influence the design and development... 
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to ASIC Design Engineer (eInfochips). Be the first to apply!