DFT Engineer: Scan/MBIST/ATPG for SoCs (On-site)
Programmers.io
Programmers.io is seeking a DFT Engineer to join our team in Mountain View, CA. The ideal candidate will have hands-on experience in Scan, MBIST, and ATPG for complex SoC/IP designs. This position involves developing DFT architecture, executing ATPG simulations, and collaborating with cross-functional teams. We are looking for professionals with strong DFT skills and familiarity with industry-standard tools like Synopsys DFT Compiler and TetraMAX. This role offers a full-time, on-site engagement. #J-18808-Ljbffr Programmers.io
Vacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the DFT Engineer: Scan/MBIST/ATPG for SoCs (On-site) in Mountain View, CA vacancy
- Position: DFT Engineer (Scan / MBIST / ATPG) Location: Mountain View CA (On-site) Hire Type: Full Time / Contract We are seeking a DFT Engineer with hands‑on experience... ...generation, and pattern simulation for complex SoC/IP designs. Key Responsibilities Develop and...WebsiteFull timeContract work
$142.2k - $213.4k
...Job Area: Engineering Group, Engineering... ...: As a DFT Engineer you will... ...and implementing SOC level verification... ...include JTAG, ATPG, test pattern translation... ...diagnosis, scan compression,... ...0 Standard, and MBIST, LBIST Experience... ...: Our Careers Site is only for...WebsiteWork experience placementWork from homeQualcomm
Santa Clara, CA3 days ago$120k - $220k
...Senior Design‑for‑Test Engineer Responsible for defining and... ...Design‑for‑Test (DFT) strategies across complex digital SoC designs for 5G, IoT, and... ...complex SoC designs, including scan, MBIST, BIST, and JTAG/IEEE 1149... ...standard DFT tools Own the full ATPG lifecycle: verification,...SuggestedFull timeWork at officeVisa sponsorshipeSpace
Saratoga, CA2 days ago- ...developing test strategy and DFT (Design-for-Test) solutions... ...closely with component engineers to resolve high DPPM ASIC issues at EMS partner sites* Engage in test standard working... ...-the-art DFT techniques in MBIST, IOBIST, LBIST, JTAG, scan/ATPG, and 1687* Strong working...WebsiteContract workLocal area
- ...developing test strategy and DFT (Design-for-Test) solutions... ...closely with component engineers to resolve high DPPM ASIC issues at EMS partner sites. Engage in test standard working... ...-the-art DFT techniques in MBIST, IOBIST, LBIST, JTAG, scan/ATPG, and 1687. Strong working...WebsiteContract workWork experience placementWork at office2 days per week
$300k - $350k
...experienced Design-for-Test (DFT) Engineer to join our silicon... ...package—post-package scan-chain access, known-good... ...emphasis on external MBIST controllers and shared/... ...memory instances Drive ATPG, fault simulation,... ...engineering on complex digital SoC/ASIC designs ~...H1bVisa sponsorshipWork visa- ...DFT Engineers Location: Santa Clara, California Type: Contract Work Arrangement... ...-on experience in DFT and ATPG for SoC or ASIC designs. Strong... ...controllability, observability, and scan-based testing. Proven... ..., and debug. Experience with MBIST, including memory test architectures...Contract work
HR Pundits
Santa Clara, CA2 days ago - ...professional to develop and debug ATE test programs for IP and SoC devices in Mountain View, CA. The role requires 10-15 years of... ...involved in executing functional tests and collaborating with engineering teams. A Bachelor's or Master's degree in Electrical/Electronics...Website
- We are seeking a Senior Thermal Engineer with 10+ years of experience to own the full thermal... ...performance computing hardware. This is an on-site, individual contributor role for a... ...from concept through production, spanning SoC-level cold plate development through rack-...Website
- ...You'll Be Doing: Design and implement DFT, including scan, MBIST, ATPG, Sims, Post-Si diagnosis at block and SoC level Verify test patterns using gate-level... ...related problems. Work in partnership with test engineers to bring up test vectors on silicon and ensure...Full timeTemporary workWork at office
$136k - $218.5k
...join us today. Design‑for‑Test Engineering at NVIDIA works on... ...crafting creative solutions for DFT architecture, verification and... ...mechanisms, IO BIST, memory BIST and scan compression. In addition, you... ...memories and IOs, fault modeling, ATPG and fault simulation....NVIDIA
Santa Clara, CA1 day ago$126k - $234k
...seeking to hire an exceptional Principal Test Engineer to join our Operations team in San Jose.... .... Optimize yield, Test time and multi‑site count. Qualifications B.S./M.S. in... ...experience. Experience with Test coverage and DFT (Scan/ATPG/JTAG/BIST). Experience working with...WebsiteFull timeWork at officeLocal areaRemote workFlexible hours3 days per weekRambus
San Jose, CA4 days ago$200k - $300k
...Role We are seeking a Product Engineer / Product Operations Engineer... .... You will partner with DFT, design, and test engineering... ...operations for complex digital/SoC/ASIC products Strong understanding... ...with DFT/test concepts—scan, MBIST, ATPG patterns, boundary scan—and how...H1bVisa sponsorshipWork visa- ...job for you. Role: Lead ASIC DFT Engineer Location: Remote Duration: 1... ...advanced DFT solutions for complex ASIC and SoC designs. This role requires deep... ...technical ownership across DFT architecture, scan insertion, ATPG, MBIST/LBIST, JTAG, boundary scan, and post-...WebsitePermanent employmentContract workRemote work
Tekfortune Inc
San Jose, CA3 days ago $141.91k - $269.1k
...on-Chip technologies that power multiple SoCs inside Intel. We create high-performance,... ...are seeking an experienced SoC Integration Engineer to join our world-class team and work on... ...to split their time between working on-site at their assigned Intel site and off-site...WebsiteLocal areaImmediate startWorldwideShift workNight shift- Google is seeking a DFT Engineer to shape the future of AI/ML hardware acceleration in Sunnyvale, California. You'll work on cutting-edge TPU... ...physical design teams to create DFT flows for next-generation SoCs. The compensation package includes a salary range of $138,000 -...
- ...adaptive, self-motivated design verification engineer to join our growing team. As a key contributor, you will be part of a SOC team to drive and improve AMD's abilities to... ...collaborating with other engineers located in different sites/time zones. You have strong analytical and...Website
AMD
San Jose, CA2 days ago $136k - $218.5k
...a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world's leading GPUs and SoCs. This position offers you an outstanding opportunity... ...skills and ability to work with on-site and remote teams. Proficiency in scripting language...WebsiteWork experience placementRemote work$200k - $240k
...Direct message the job poster from OSI Engineering We are seeking a highly skilled... ...Optimize yield, test time, and multi-site efficiency to maximize performance and... ...Engineering or equivalent. Deep expertise in DFT methodologies (Scan, ATPG, JTAG, BIST). Hands-on experience...WebsiteFull timeRelocationOSI Engineering
San Jose, CA1 day ago$159k - $239k
Post Silicon SoC Power and Performance Validation Engineer Ampere is a semiconductor design company for a new era, leading the future of computing with an... ...snacks, energizing espresso, and refreshing drinks on‑site. We also foster an inclusive culture that empowers employees...WebsiteLocal areaFlexible hours$120k - $220k
E-Space in Saratoga, California, is looking for a Senior Design-for-Test Engineer. You will define and implement DFT strategies for complex digital SoC designs in the areas of 5G, IoT, and satellite communications. Ideal candidates should have 8+ years of experience and...Full time- ...Role name: Electrical Characterization Engineer Work Location: Palo Alto (On Site) Role and responsibilities: The Electronics Test and Validation... ...testability • Develop and present Design for Testability (DFT) reports for ECU designs • Own characterization...WebsiteWork experience placement
eTeam
Palo Alto, CA19 hours ago $2,000 per month
...and staffed by leading engineers, Etched is redefining the... ...Design For Testability (DFT) Engineer to join our dynamic... ...for ASIC and SoC designs to enhance test... ...DFT methodologies such as scan insertion, boundary scan... ...BIST), and Memory BIST (MBIST). Collaborate cross-functionally...Work at officeRelocation package$153.2k - $229.8k
...Qualcomm Atheros, Inc.Job Area:Engineering Group, Engineering Group >... ...synthesis for complex low-power WiFi SoCs and sub-systems.... ...design, Design verification, DFT, and physical design teams to... ...Recruiting Agencies : Our Careers Site is only for individuals seeking...WebsiteWork experience placementWork from home$84k - $93.6k
Lab Engineer - Microsoft Silicon Valley in Mountain View, CA Microsoft, Managed Services Managed... ...and benefits while the vendor works on-site at the Microsoft campus. Contract Type:... ...firmware (BIOS, BMC, NIC, PSU, FPGA, ARM SoC) to the recipe level as in the EV state we...WebsitePermanent employmentContract workRemote workMonday to Friday$55.85 - $74 per hour
...spaces at Stanford Health Care. As a Project Engineer, you'll help bring complex construction... .... Lead daily field coordination, site reviews, and documentation management... ...matters discussed and actions approved. Scan, distribute, and file documents including...WebsiteHourly payFull timeContract workFor contractorsWork at officeStanford Health Care
Palo Alto, CA4 days ago- Location: Mountain View, CA - On-site work Duration: Full-time Only Experience: 10-15... ...Develop and debug ATE test programs for IP and SoC devices. Perform IP-level... ...Collaborate with design, DV, and product engineering teams. Perform debugging, failure analysis...WebsiteFull time
$120k - $275k
...seeking silicon micro-architects and design engineers to join our team as we create best-in‑... ...methodology behind our advanced connectivity SoCs. The role sits in the Emulation team, but... ...Connection Team Lunches, quarterly off-sites, and regular town halls Financial...WebsiteFull timeWork experience placementLocal areaRemote workMonday to FridayFlexible hours$233.7k - $336.3k
...Management: Leverage and direct both internal engineering talent and external Tier 1/2 partners to... ...and data sheets for high-performance SoCs, MCUs, and FPGAs. Validation Strategy... ...supplier manufacturing processes on-site. End-to-End Execution: Demonstrated...Website42dot
Sunnyvale, CA19 hours ago$120k - $250k
...quality and availability. MatX is seeking silicon verification engineers to join our team as we create best-in-class silicon for high-performance... ...opportunities Team Connection Team Lunches, quarterly off-sites, and regular town halls Financial Wellbeing 401K and/or Roth...WebsiteFull timeWork experience placementLocal areaRemote workMonday to FridayFlexible hours
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to DFT Engineer: Scan/MBIST/ATPG for SoCs (On-site). Be the first to apply!
Related searches
- IT site lead Mountain View, CA
- junior website developer Mountain View, CA
- site safety Mountain View, CA
- site services specialist Mountain View, CA
- website content developer Mountain View, CA
- site leader Mountain View, CA
- on-site clinical research associate (traveling/remote) Mountain View, CA
- site activation specialist
- manufacturing reliability site resource
- site development coordinator