HSIO Serdes Validation Engineer - PCIe/DDR Expert
ScaleFlux, Inc.
ScaleFlux, Inc. is seeking a High-Speed IO Serdes Validation Engineer in Milpitas, CA. You will own HSIO validation, characterization, and mass production readiness, working hands-on with leadership to ensure quality and process excellence. You will collaborate with top engineers to validate PCIe, DDR4/DDR5 memory interfaces and develop automated data collection and analysis scripts. On-site work is required in a fast-growing storage and analytics environment. #J-18808-Ljbffr ScaleFlux, Inc.
Vacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the HSIO Serdes Validation Engineer - PCIe/DDR Expert in Milpitas, CA vacancy
- ...ScaleFlux, Inc. is seeking a High-Speed IO Serdes Validation Engineer in Milpitas, CA. You will own HSIO validation, characterization, and mass production readiness... ...will collaborate with top engineers to validate PCIe, DDR4/DDR5 memory interfaces and develop automated...Suggested
ScaleFlux
Milpitas, CA2 days ago - ScaleFlux is looking for the High-Speed IO (HSIO) Serdes Validation Engineer. You will be part of a fast-growing,... ...controller chips Experience with PCIe PHY high-speed interface testing and characterization... ...integrity, power integrity, and PCI/DDR Standard based compliance testing...Suggested
- ...AMD in Santa Clara, CA is seeking an HSIO Validation Engineer to validate high-speed interfaces across CPU and GPU platforms, collaborating with... ...next-gen technologies. You will execute validation plans for PCIe Gen5/Gen6/Gen7, UALink, Ethernet, and other interfaces, develop...Suggested
AMD
Santa Clara, CA4 days ago - ...NVIDIA is seeking a hardware engineer to take our GPU memory subsystem from first silicon power-on to production from its memory bring-up to validation. You will plan and perform DDR memory tuning, review designs, and debug issues across silicon, board, and software layers...Suggested
NVIDIA
Santa Clara, CA4 days ago - ...SK hynix memory solutions America Inc. in San Jose is seeking a Staff/Senior/Principal eSSD Validation Engineer to design and execute PCIe/NVMe validation plans for enterprise SSDs. You will coordinate with SOC, FW, and HW teams to triage issues and ensure product quality...Suggested
SKHMS Corporation
San Jose, CA4 days ago - ...Advanced Micro Devices, Inc. is seeking a High-Speed IO (HSIO) Validation Engineer to validate high-speed interfaces across CPU and GPU platforms. You will work with PHY design, SI/PI, firmware, and platform teams to execute validation plans and drive root-cause analysis...
Advanced Micro Devices , Inc.
Santa Clara, CA2 days ago $168k - $322k
...NVIDIA is seeking a Senior High-Speed IO (HSIO) Validation Engineer in Santa Clara, CA. You will be responsible for validating HSIO subsystems, ensuring optimal performance on GPU-accelerated platforms. This role requires 6+ years of HSIO validation experience, strong...NVIDIA
Santa Clara, CA4 days ago- ...together, we’ll advance your career.THE ROLEThe High-Speed IO (HSIO) Validation Engineer is responsible for validating and debugging high-speed... ...DOINGExecute validation plans for high-speed IO interfaces such as PCIe Gen5/Gen6/Gen7, UALink, xGMI, Ethernet, and other emerging...
AMD
Santa Clara, CA3 days ago $185k - $240k
...Principal SerDes Bring-up Validation Engineer San Jose, California, United States Astera Labs (NASDAQ:... ...Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based... ...‑impact role for a deep technical expert who thrives on hands‑on problem solving...For contractorsFlexible hoursAstera Labs
San Jose, CA4 days ago$129.3k - $225.3k
...: CupertinoPosted: 2026-07-30SummaryWe are looking for a SerDes System Validation Engineer to lead system validation of mixed-signal SerDes IP. In this... ...with common high-speed SerDes protocols (e.g., PCIe, USB, UCIe, OIF, etc.).Experience with system bring-up of...RelocationApple
Cupertino, CA1 day ago- ...together, we’ll advance your career.THE ROLE: As an Optical & SerDes Validation Engineer in the SerDes Technology team, you will collaborate with... ...SerDes electrical compliance for industry standards such as PCIe, Ethernet is a plusUnderstanding of Signal Integrity and/or...
AMD
San Jose, CA3 days ago $129.3k - $225.3k
...SerDes System Validation Engineer We are looking for a SerDes System Validation Engineer to lead system validation of mixed-signal SerDes IP. In... ...experienced with common high-speed SerDes protocols (e.g., PCIe, USB, UCIe, OIF, etc.). Experience with system bring-...RelocationApple
Cupertino, CA7 hours ago$122.7k - $214.3k
...San DiegoPosted: 2026-07-29SummaryApple is looking for a SerDes Design and Validation Engineer to Lead system validation of mixed-signal SerDes IP. In... ...with knowledge of common high-speed SerDes protocols like PCIe, USB, DP, and MPHY.Knowledge of Tx/Rx equalization...RelocationApple
Cupertino, CA1 day ago- ...SerDes Design and Validation Engineer Apple is looking for a SerDes Design and Validation Engineer to lead system validation of mixed-signal SerDes... ...with knowledge of common high-speed SerDes protocols like PCIe, USB, DP, and MPHY. Knowledge of Tx/Rx equalization...
Apple
Cupertino, CA1 day ago $168k - $264.5k
...is the reason.Most engineers debug within a layer... ...methodology shapes how NVIDIA validates high-speed... ...validation, and debug of PCIe, NVLink, C2C, and other HSIO interfaces across... ...fundamentals: SERDES behavior, link training... ...recognized subsystem experts.The interfaces you validate...Full timeNvidia
Santa Clara, CA1 day ago- ...your career.THE ROLE:The AMD SCIO (SerDes, Communication, I/O and Optical)... ...is seeking a versatile SerDes Engineer to drive the applications, firmware, and validation of our next-generation high-... ...validation solutions that take PCIe, Ethernet, and optical links from...
AMD
San Jose, CA4 days ago - ...go-to-market plans, every role at AMD contributes to something bigger — technology that moves the world forward.PCIe, CXL and Highspeed IO Validation Engineer THE ROLE:We are looking for a dynamic, energetic, and visionary principal validation engineer to join our...
AMD
Santa Clara, CA13 hours ago $168k - $258.75k
...today.We are now looking for a Senior High-Speed IO (HSIO) Validation Engineer!What you will be doing:Own HSIO (PCIe/NVLink) validation of products from start to... ...concepts, Silicon characteristics and high speed/SERDES functional validationExperience with datacenter products...Full timeNvidia
Santa Clara, CA4 days ago$168k - $264.5k
We are now looking for a Senior Validation Engineer in the DGX Server Product Engineering Team. In this role you will be working with a team... ...instrumentations like Oscilloscopes (Digital Multi Meter)High-speed SERDES validation experience (50GBaud/s and above) is a must.Strong...Full timeNvidia
Santa Clara, CA4 days ago$159k - $239k
...applications. Join us at Ampere and work alongside a passionate and growing team, we’d love to have you apply! About The Role As a PCIe Validation Engineer , you will be instrumental in ensuring the quality and functionality of our cutting‑edge PCIe interfaces on new hardware...Local areaAmpere
Santa Clara, CA4 days ago$127.63k - $191.2k
...learn, and lead. Your Team, Your ImpactThe Senior Staff Validation Engineer will drive hands-on lab validation and test execution... ...advanced ASIC/SoC products integrating CXL 3.x, HBM, DDR, PCIe, and high-speed SerDes. This role is the execution engine of the validation effort...Permanent employmentFull timeInternshipWork from homeMarvell
Santa Clara, CA3 days ago- ...is a worldwide community of engineers, designers, and... ...embarked upon to date. We are validating building blocks in FPGA on... ...as a building block such as SERDES(PMA/PCS), Memory DDR(DDR4, LPDDR4, DDR5 etc), DPHY... ...compliance testing such as PCIe/Ethernet/SDI/CoaXpress/JESD...Work experience placementWorldwide
Lattice Semiconductor
San Jose, CA4 days ago - ...Ampere is seeking a PCIe Validation Engineer in Santa Clara, California. This is an opportunity to validate the functionality of cutting-edge PCIe interfaces on new hardware platforms. You will execute test plans, debug issues, and collaborate with design teams to ensure...
Ampere
Santa Clara, CA4 days ago $150.68k - $225.7k
...and AI application. As part of the ODSP validation team, you will be working and bringing our... ...reports, chip designers, and system engineers to validate and identify bugs in the Marvell... ...experience, preferably in the area of SERDES and high-speed interface design, and experience...Permanent employmentFull timeWork experience placementInternshipWork from homeMarvell
Santa Clara, CA3 days ago- ...AMD in San Jose seeks an Optical & SerDes Validation Engineer to develop and validate high-speed optical link performance across SerDes interfaces. You will collaborate with design teams to translate specifications into robust test solutions and contribute to production...
AMD
San Jose, CA4 days ago - ...forward. THE ROLE: AMD Serdes Technology Group develops high... ...CMOS PDKs. We are seeking an expert in analog/mixed-signal... ...verification and post-silicon validation teams to bring up silicon and... ...CREDENTIALS: ~ Ph.D. in Electrical Engineering or a related field or M.S....
Advanced Micro Devices, Inc.
San Jose, CA22 hours ago $161.7k - $300.3k
...to hire an exceptional Validation Manager to join our Memory... ...inventors and engineers in the world to develop... ...interfaces, including DDR topologies and protocols... ...engineers, and procurement experts Own, develop and continuously... ...(DDR4, DDR5) and/or SERDES interfaces is required....Full timePLDA
San Jose, CA2 days ago$117k - $150k
...Overview Hyve Solutions transforms complex engineering challenges into production reality for... ...digital infrastructure. Server Design Validation Engineer LevelData Center Server Design... ...complex hardware failures.Knowledge of PCIe, DDR memory, and Ethernet networkingSalary...Full timeFlexible hoursHyve Design Solutions
Fremont, CA2 days ago$136k - $218.5k
We are now looking for a Senior Post-Silicon Validation Engineer to join our team!NVIDIA has continuously reinvented itself over the past two decades. Our invention of the GPU in 1999 fueled the growth of the PC gaming market, redefined modern computer graphics, and revolutionized...Full timeNvidia
Santa Clara, CA4 days ago$238.5k - $265k
...Hardware Board Validation Engineering, Director San Jose, California, United States Astera Labs... ...Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based... ...conditions. Validate high-speed NRZ and PAM4 SerDes-based protocols, including PCIe Gen 3...Contract workFor contractorsFlexible hoursAstera Labs
San Jose, CA3 days ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to HSIO Serdes Validation Engineer - PCIe/DDR Expert. Be the first to apply!
Related searches
- validation consultant Milpitas, CA
- computer system validation engineer Milpitas, CA
- verification & validation engineer Milpitas, CA
- senior verification engineer Milpitas, CA
- senior design verification engineer Milpitas, CA
- verification engineer Milpitas, CA
- validation specialist Milpitas, CA
- senior validation engineer Milpitas, CA
- validation engineer Milpitas, CA
- entry level verification engineer