Lead ASIC Verification for High-Speed DSP & AI Accelerators
Google LLC
Google LLC is seeking an ASIC Design Verification Technical Lead for high-speed DSP to shape AI/ML hardware acceleration. You will drive verification architectures and lead constrained-random verification environments for TPU blocks, with emphasis on pre/post-silicon correlation and emulation strategies. You will collaborate with DSP designers to align RTL with specifications, contribute to co-simulation frameworks, and push coverage decisions across architectural corner cases in large-scale AI #J-18808-Ljbffr Google LLC
Vacancy posted 16 hours ago
Similar jobs that could be interesting for youBased on the Lead ASIC Verification for High-Speed DSP & AI Accelerators in Sunnyvale, CA vacancy
- ...Technologies provides high-performance, ultra-... ...SoC architectures for AI/ML accelerators, hyperscale datacenter... ...of ultra high-speed SerDes IP at 448G and... ...seeking a Principal / Lead DSP & Systems Architect to... ...partner with RTL and verification teams on micro-architecture...Suggested
Omni Design Technologies
Milpitas, CA25 days ago $200k - $350k
...looking for talented Design Verification Engineers to help... ...generation Physical AI SoC. You will work closely... ...focuses on our AI acceleration units. We are designing... ...scratch to deliver industry leading inference performance... ...more years verifying high performance compute or...SuggestedFlexible hoursVelaura
Santa Clara, CA1 day ago$200k - $275k
...combines analog, digital, AI, and software... ...LinkedIn and X.Principal AI Accelerator Architect Lead Boston, MA; San Jose,... ...architecture, design, verification, firmware, and physical... ...roles Proven ASIC design expertise, encompassing high-speed and low-power RTL development...SuggestedPermanent employmentFull timeWork at officeDay shiftAnalog Devices
San Jose, CA5 days ago- Google is seeking an experienced Static Timing Analysis (STA) leader to shape the timing closure for high-performance ASICs and TPU integration. You will drive timing constraints, margins, and ECOs across large compute designs and collaborate with RTL, DFT, and architecture...Suggested
- Velaura is seeking a Design Verification Engineer to help verify its next‑generation Physical AI SoC focused on AI acceleration units. You will verify hardware correctness, performance, and numerical behavior from RTL blocks to full systems, collaborating with architects...Suggested
- DensityAI, Inc. seeks a senior verification engineer to own block- and SOC-level formal verification for our AI accelerator silicon, collaborating with chip-design and software teams... ...use and develop AI-assisted tool flows and lead proof strategies, working closely with RTL...Visa sponsorship
$98.6k - $133.4k
ASIC/FPGA Design and Verification Engineer - Space Electronics - MTV (Associate, Experienced, or Lead)Company:The Boeing CompanyBoeing Space... ...We develop robust, high-performance custom... ...designs)Integrate DSP IP from Boeing’s algorithm... ...with high-speed Serdes interfaces (...Permanent employmentFull timeWork experience placementInterim roleRelocationVisa sponsorshipWork visaFlexible hoursShift workDay shiftBoeing
Mountain View, CA6 days ago$98.6k - $133.4k
ASIC/FPGA Design and Verification Engineer - Space Electronics - MTV (Associate, Experienced, or Lead) Company: The Boeing Company Boeing... ...We develop robust, high-performance custom... ...) Integrate DSP IP from Boeing's algorithm... ...with high-speed Serdes interfaces (...Permanent employmentWork experience placementInterim roleRelocationVisa sponsorshipWork visaFlexible hoursShift workDay shift- ...strategic SoC Design Verification (DV) Lead to architect,... ...with validating highly complex, multi-million... ...(UVM). Deploy AI-driven... ...where appropriate to accelerate bug discovery.... ...emulation platforms for speed-up or OS-booting.... ...their own ASICs. The $50B custom...Remote workShift work
TylSemi
San Jose, CA1 day ago - Google Sunnyvale is seeking an ASIC Design Verification Manager for TPU designs to shape AI/ML hardware acceleration. You will lead a team and own functional verification for key components, guiding development of infrastructure from subchip to full-chip levels. You'll...
- AMD is seeking an experienced DFT/DFx Leader to support high-speed SerDes PHYs, Memory PHYs, and die-to-die interconnect IPs. You will... ..., and test methodology while collaborating across design, verification, and product engineering teams to deliver production-ready IP...
- ...Circuit Technology team seeks an experienced DFT/DFx Lead to drive methodology and RTL execution for high-speed SerDes and memory IPs. You will own architecture... ..., and test strategies across design, verification, CAD, and test engineering, delivering robust, production...
- NVIDIA Gruppe is looking for a Senior ASIC Power Engineer in Santa Clara, California. This role involves designing hardware accelerators and processors for mobile, embedded, and datacenter... .... The ideal candidate will develop high-performance designs and work...
$193.3k - $261.5k
...software co-design, leading innovation not... ...learning products that accelerate customer workloads... ...the future of AI accelerationAt the... ...across our custom ASIC-based ML Accelerator... .... You'll have high standards for yourself... ...designers, design verification engineers, and...Local areaFlexible hoursAmazon
Cupertino, CA4 days ago$226k - $305.5k
...seeking a Group Design Manager to lead our design team focused on our company-wide AI acceleration initiatives.In this role, you'll... ...workflow to improve quality, speed, or exploration10+ years of experience... ...tools, processes, or artifacts.Highly collaborative team spirit able...Work experience placementWorldwideIntuit
Mountain View, CA2 days ago- ...Distinguished Emulation & FPGA Prototyping Verification Engineer to lead SoC emulation verification and FPGA prototyping for server-class AI cloud-native processors. You will drive... ..., and collaborate across teams to ensure high-quality implementations. Ideal candidates...
- Google Sunnyvale, CA, USA seeks a Physical Design Lead focused on Static Timing Analysis to drive complex ASIC timing convergences with experienced... ...RTL, and DFT teams to ensure timing closure for high-performance TPU/AI compute blocks. You will guide constraint development...
- Nokia is seeking a senior engineer to lead the design of high-speed Transmit (TIA) and Receive (MZMD) components for coherent optical networks and data-center systems in Sunnyvale, CA. You will drive architecture, process-node innovations, and silicon bring-up, collaborating...
- Eridu is seeking a hands-on ASIC Design Verification Lead to own verification strategy, infrastructure, and closure for high-performance networking silicon. This senior role requires deep expertise and practical hands-on work beyond management in a fast-moving startup....
- ...hiring an Electro-Optic Systems Architect to join our team advancing photonics-driven data center solutions. You will lead the design and modeling of high-speed electro-optic links, work with cross-disciplinary engineering groups, and validate concepts with experiments for...
- NVIDIA in Santa Clara seeks an Engineering Manager to spearhead verification of AI compilers for next-generation deep learning workloads. This hands-on leadership role guides a highly technical team across the AI compiler stack and execution pipeline. You will define formal...
- ...Santa Clara, CA, seeks a Principal Optical Engine Architect to lead the optical link design for next-generation products, defining... ...MRDs into actionable PRDs. You will integrate PIC and EIC, drive high-speed modulation choices, signal integrity, and system-level...
- ...is building the interconnect for gigawatt-scale AI in a Palo Alto lab environment. You will own the... ...drive test and validation, and guide boards and ASIC/package bring-up from concept through production. You will lead senior ICs and a growing lab team, coordinating hardware...
$203.5k - $275.3k
...power the world's largest AI and machine learning... ...programs behind AWS's AI accelerators — Trainium and... ...organization.A day in the lifeYou lead a cross-org alignment... ...shape the cost and speed of AI for customers worldwide... ..., and a collaborative, high-trust culture where...Local areaWorldwideFlexible hoursDay shiftAmazon
Santa Clara, CA6 days ago$220.92k - $311.89k
...coming era of physical AI systems-beyond the... ...and mainstream AI accelerators. If you are... ...front-end silicon lead to manage both the design and verification of our neuromorphic... ...experience including high-speed interfaces such as... ..., SoCs, or custom ASICs.• 5+ years of...Full timeLocal areaImmediate startShift workIntel
Santa Clara, CA5 days ago$232k - $368k
...seeking an outstanding SoC Verification Engineer to serve as a... ...the most sophisticated AI-enabled SoC designs in... ...robotics. This is a high-impact role combining deep... ...clear mitigation plans.Lead risk identification and... ...hands-on experience in ASIC/SoC functional...Full timeNvidia
Santa Clara, CA5 days ago$171k - $231.4k
Amazon Web Services (AWS) is seeking a Senior AI Acceleration Lead to join the Customer Success Center of Excellence (CS COE) within the AWS... ...adoption falls behind plan or user outcomes are at risk. This is a highly cross-functional role requiring the ability to influence...Work at officeLocal areaFlexible hoursAmazonWebServices
Mountain View, CA7 days ago$200k - $300k
...Overview We are looking for an Accelerator Compiler Lead to own the compiler andmodel... ...stack for Velaura’s AI accelerator.This role will lead... .... Establish compiler verification and regression strategy for... ...Experience with NPU, GPU, DSP, or AI accelerator compiler...Flexible hoursVelaura AI, Inc.
Santa Clara, CA3 days ago$200k - $300k
...seeking an experienced RTL Lead to help drive the... ...snext-generation Physical AI SoC. This role combines... ..., and helping build a high-performance engineering... ...performance modeling, verification, physical design, andsoftware... ...SoCs, CPUs, GPUs, AI accelerators, networking devices, or...Flexible hoursVelaura AI, Inc.
Santa Clara, CA3 days ago- ...great products that accelerate next-generation computing... ...experiences—from AI and data centers, to... ...career. THE ROLE: As ASIC Director - Chip Lead in our Product Development... ...& manufacturing, verification, physical design & timing... ...issues between highly skilled and experienced...
AMD
San Jose, CA3 days ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Lead ASIC Verification for High-Speed DSP & AI Accelerators. Be the first to apply!
