Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Cellular ASIC Design Engineer - Protocols

$181.1k - $318.4k

Apple Inc.

San Francisco Bay Area, California, United States Hardware Apple is where individual imaginations gather together, committing to the values that lead to great work. Every new product we build, service we create, or Apple Store experience we deliver is the result of us making each other’s ideas stronger. That happens because every one of us shares a belief that we can make something wonderful and share it with the world, changing lives for the better. It’s the diversity of our people and their thinking that inspires the innovation that runs through everything we do. When we bring everybody in, we can do the best work of our lives. Here, you’ll do more than join something — you’ll add something. Description We’re looking for a Cellular ASIC Design Engineer, where you will architect and implement protocol processing hardware for next-generation wireless SoCs. You will own the full lifecycle from early architectural exploration and HW/SW partitioning, through RTL implementation, to silicon bring-up and lab validation. You will collaborate closely with software, firmware and verification teams to deliver hardware that balances performance, flexibility, and power efficiency. Responsibilities Micro-architecture and RTL implementation for cellular protocol hardware. Analyze and optimize pipelining architectures to improve performance metrics. Drive latency optimization and quality of service (QoS) support. Define HW/FW/SW partitioning for protocol processing functions. Bring up and debug hardware in the lab. Minimum Qualifications BS and a minimum of 10 years relevant industry experience. Hands‑on expertise in SystemVerilog and Verilog. Skilled in with synthesis and timing analysis tools. Experience with low-power design techniques. Proficiency with AMBA bus protocols (AXI, AHB) or similar on-chip NoCs. Expertise in designing and optimizing scheduling and QoS mechanisms. Preferred Qualifications MS or PhD in Computer Engineering or Electrical Engineering. Understanding of cellular MAC, WiFi MAC or other data‑link layer (L2) protocols. Solid grasp of IP and TCP/UDP protocols. Background in network infrastructure architecture (e.g. routers, access points, switches). Experience with packet buffering, queuing, and scheduling. Knowledge of security algorithms (AES or similar). Experienced with scheduling and arbitration designs for memory subsystems. Developed architectural models in C/C++ or SystemC. At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $181,100 and $318,400, and your base pay will depend on your skills, qualifications, experience, and location. Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits. Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program. Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant. #J-18808-Ljbffr Apple Inc.

Vacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the Cellular ASIC Design Engineer - Protocols in San Francisco, CA vacancy
  •  ...Job Description Job Description ASIC Design Engineer Responsibilities: Define and bring up FPGA platforms for pre-silicon validation...  ...systems Understanding of common interfaces and bus protocols (e.g. I2C, SPI, AHB) Knowledge of wireless protocols (e.g... 
    Suggested

    Ethan Alexander Group

    San Francisco, CA
    2 days ago
  •  ...Job Description Job Description Lead ASIC RTL Design Engineer — Remote (U.S.) - No visa sponsorship Role Summary Our client, a leader...  ...-bandwidth interfaces and interconnects (e.g., AMBA-based protocols, coherent fabrics) Work on memory subsystem integration... 
    Suggested
    Remote work
    Visa sponsorship

    4 Staffing Corp

    San Francisco, CA
    17 days ago
  • Eliyan, located in San Francisco, is seeking an ASIC Design Automation Engineer to own digital design flow infrastructure, including CI pipelines and quality gates. This role emphasizes mentorship and is aimed at early-career professionals willing to work onsite. Ideal... 
    Suggested

    Eliyan

    San Francisco, CA
    1 day ago
  •  ...hyperscalers and AI infrastructure providers, we are scaling our digital design organization to support multiple concurrent IP programs across advanced process nodes. We are seeking an ASIC Design Automation Engineer to take ownership of our digital design flow infrastructure:... 
    Suggested
    Internship

    Eliyan

    San Francisco, CA
    2 days ago
  • Job Title Smart Contract Engineer Company Description NAVI Protocol - Leading Sui DeFi infrastructure backed by OKX Ventures and Hashed. Job Description...  ...over $380M in TVL with a 61% market share. You will design, develop, and secure high-performance smart contracts... 
    Suggested
    Contract work

    Jack & Jill/External ATS

    San Francisco, CA
    5 days ago
  • A leading DeFi company is seeking a Smart Contract Engineer to design and deploy production-grade smart contracts for lending protocols on the Sui network. The ideal candidate will have a proven track record in DeFi, deep proficiency in Move or Solidity, and strong communication... 
    Contract work

    Jack & Jill/External ATS

    San Francisco, CA
    5 days ago
  • $100 - $175 per hour

    Mercor in San Francisco is looking for RTL Design Engineers to enhance AI model training for chip design. The role requires experience in digital RTL design and strong skills in Verilog/SystemVerilog. You'll work on design, implementation, and collaboration with other... 
    Remote job
    Contract work

    Mercor

    San Francisco, CA
    1 day ago
  •  ...leading technology company in San Francisco is seeking a skilled engineer to design CPU-based subsystems for high-performance, low-power wireless...  ...should have a Bachelor's degree, and familiarity with ASIC design flow and digital design principles is preferred. This... 

    Apple Inc.

    San Francisco, CA
    5 days ago
  • $130.71k - $182.99k

     ...TeraWave, a satellite communications network designed to deliver symmetrical data speeds of up...  .... We are seeking an RFIC Design Engineer to design and develop advanced integrated...  ...execution. Responsibilities Design and develop ASICs and RFICs that meet the stringent standards... 
    Permanent employment
    Temporary work
    Local area

    Blue Origin

    San Francisco, CA
    4 days ago
  • $126.8k - $220.9k

     ...development, emphasizing highly energy‑efficient design and new technologies that transform the...  ...test, validation, and firmware/software engineering. Description In this role you will design...  ...Qualifications Familiarity with the ASIC design flow. Knowledge of digital design,... 
    Relocation package

    Apple Inc.

    San Francisco, CA
    1 day ago
  • About the Team OpenAI’s Hardware team designs the custom silicon that powers the world’s most...  ...a highly skilled Silicon Implementation Engineer with deep expertise in physical design...  ...working in collaboration with EDA vendors and ASIC partners Qualifications: BS w/ 4+ or MS... 

    OpenAI

    San Francisco, CA
    5 days ago
  • $126.8k - $220.9k

     ...States Hardware We are seeking talented Analog Mixed-Signal designers to join our high-speed SerDes team! Our team specializes in building...  ...analysis techniques Knowledge of common high-speed SerDes protocols (e.g., PCIe, USB, DP, MPHY) Skills in scripting and... 
    Relocation

    Apple Inc.

    San Francisco, CA
    4 days ago
  • $240k - $275k

     ...in execution mode and has a world‑class engineering team with decades of experience in state‑...  ...seeking an experienced Substrate Layout Design Engineer to support the development of an...  ...system architects, packaging engineers, ASIC, SI/PI, and mechanical teams to align on... 

    Eridu

    San Francisco, CA
    1 day ago
  • As the Smart Contract Engineer, you will build a Preconfirmation Registry and smart contracts of Based Appchain Framework with team. Responsibilities...  ...smart contracts in Solidity Take engineering projects from design to production while working with our developers to manage... 
    Remote job
    Contract work
    Flexible hours

    Blockchain Works

    San Francisco, CA
    2 days ago
  • A leading technology company is seeking a Smart Contract Engineer to join their remote team. You will be tasked with implementing innovative smart contracts and managing project roadmaps, all while enjoying the flexibility of remote work and a competitive salary. This... 
    Remote job
    Contract work

    Blockchain Works

    San Francisco, CA
    2 days ago
  • $126.8k - $220.9k

     ...States Hardware Our Packaging team defines, designs, and integrates advanced electronic...  ...TV. We’re looking for a Package Design Engineer to drive the physical design and integration...  ...packages across SoC, memory, RF, and cellular technologies. You will play a key role in... 
    Relocation

    Apple Inc.

    San Francisco, CA
    2 days ago
  • AI Chopping Block, Inc. is seeking a highly skilled Physical Design Engineer to join our Forward Deployed Engineering team. This senior role...  ...degree with extensive experience in physical design for complex ASICs or SoCs and excellent communication skills. The role entails... 

    AI Chopping Block, Inc.

    San Francisco, CA
    2 days ago
  • $162k - $302k

    About the Team OpenAI’s Forward Deployed Engineering team partners with leading semiconductor...  ...-grade AI systems across the entire chip design lifecycle: design, verification, and physical...  ..., or backend signoff for complex ASIC or SoC programs Demonstrated success bringing... 

    AI Chopping Block, Inc.

    San Francisco, CA
    2 days ago
  •  ...leading aerospace company in San Francisco is seeking an RFIC Design Engineer to develop advanced integrated circuits for a satellite communications...  ...a fast-paced environment. Responsibilities include designing ASICs and RFICs, collaborating on specifications, and performing... 

    Blue Origin

    San Francisco, CA
    3 days ago
  •  ...invention, your job will be to own detailed designs that are ready to be scaled,...  ...a flat team of 16 phenomenal and senior engineers, where everyone contributes directly to...  ...specifications, requirements, test methods and protocols through formal verification to ensure functionality... 
    Full time
    Work at office
    Relocation

    Skip

    San Francisco, CA
    3 days ago
  • $128.6k

     ...Sr. HW Regulatory Compliance engineer ensures that our products meet...  ...technologies to guide design decision, validation testing,...  ...Develop and maintain testing protocols, pre-certification validation...  ...technologies (WLAN/BT/Zigbee/Cellular) with hands on compliance testing... 
    Permanent employment
    Local area
    Worldwide

    Amazon

    San Francisco, CA
    2 days ago
  • Senior Design Systems Engineer page is loaded## Senior Design Systems Engineerremote type: Hybridlocations: MN Minneapolis: CA San Francisco:...  ...performance monitoring tools (like Datadog RUM) and data layer protocols (like GraphQL) to ensure high-performance delivery.* A... 
    Full time
    Work at office
    Work from home

    Shipt

    San Francisco, CA
    5 days ago
  • $181.1k - $318.4k

     ...essential for future product features. We seek a skilled Electrical Engineer to design high‑performance hardware supporting Computer Vision,...  ...Strong working knowledge of signal and power integrity and protocols for PCB layout and construction Experience with lab equipment... 
    Contract work
    Relocation package

    Apple Inc.

    San Francisco, CA
    3 days ago
  •  ...Guatemala Email: ****@*****.*** Role: Design Verification Engineer Work Location: San Francisco, CA - Santa Clara, CA...  ...Qualifications: • Proven track record of 'first-pass success' in ASIC development cycles. • Bachelor's degree in computer... 
    Local area
    Remote work
    Relocation
    Night shift

    Redolent

    San Francisco, CA
    2 days ago
  • Hadron Energy, Inc. is looking for a Component Design & Structural Analysis Engineer to develop advanced reactor components. The role involves leading mechanical design, performing structural analyses, and collaborating with multidisciplinary teams. Candidates should have... 
    Full time

    Hadron Energy, Inc.

    San Francisco, CA
    5 days ago
  •  ...Energy specializes in Micro Modular Reactor (MMR) development, design, and research based in the San Francisco Bay Area. As the leading...  ...time on-site role for a Component Design & Structural Analysis Engineer , based in the San Francisco Bay Area, New York City, or remote... 
    Full time
    Remote work

    Hadron Energy, Inc.

    San Francisco, CA
    5 days ago
  • $121.65k - $194.3k

    Overview Arcadis is the world's leading company delivering sustainable design, engineering, and consultancy solutions for natural and built assets. We are more than 34,000 people, in over 30 countries, dedicated to improving quality of life. With the power of many curious... 
    Full time
    Part time
    Work at office
    Local area

    Arcadis

    San Francisco, CA
    5 days ago
  •  ...and infrastructure. The Role We're looking for strong product engineers who enjoy crafting developer experiences and owning lifecycle...  ...Experience with open source tech Experience working with the MCP protocol or agent infrastructure Experience building web services in... 
    Work at office

    Speakeasy

    San Francisco, CA
    3 days ago
  •  ...liberate humanity from digital labor.We are a team of researchers, engineers, and operators with expertise in machinelearning,...  ...Next.js, Node.js, WebRTC, and Websockets Remote desktop control protocols like VNC and RDP Applying Please send your resume and a brief... 
    Remote work

    Generalagents

    San Francisco, CA
    2 days ago
  •  ...on challenges that no one has solved yet and changing the game? We have an opportunity for an outstandingly hardworking design verification engineer! As a member of our wide-ranging group, you will have the rare and extraordinary opportunity to craft upcoming products... 
    Work experience placement

    Apple Inc.

    San Francisco, CA
    5 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Cellular ASIC Design Engineer - Protocols. Be the first to apply!