Senior Manager - Analog Design

At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. The Role AMD seeks a candidate who will manage the Memory I/O design team supporting the definition, specification, system simulation and implementation of future LPDDR IPs. The focus of the activity will be centered around the circuit architecture and design of critical high‑speed analog and digital blocks, definition of specifications for the high‑speed data path; definition of algorithms for calibration, equalization; and development of abstracted models for link performance simulations. Key Responsibilities Manage and contribute to the definition of circuit architecture and to the design implementation of various state‑of‑the‑art, low‑power blocks, and area‑efficient circuits for LPDDR PHYs. Work closely with various disciplines, especially Analog Mixed Signal design, Digital Design and Firmware, as well as Design Verification to ensure optimal implementation of the overall PHY architecture and algorithms and full coverage of the features. Manage execution and deliverables across customers and stakeholders. Develop models for link‑level statistical performance simulation of the PHY (Link Training, PHY, DRAM, DB/RCD, DFE training, Transmit Equalization) and apply the same to the development and optimization of design. Document the micro‑architecture and algorithms, and guide Analog, Digital, Firmware and Verification teams on training and verification of the circuits. Participate and contribute to the definition of development flows that improve efficiency and quality of execution. Preferred Experience Proven track record of successfully leading execution of multiple PHY designs with very good silicon results. Successful track record in circuit‑architecture and modeling for high‑speed IOs. Hands‑on knowledge of algorithms and equalization/calibration/clocking techniques for high‑speed circuit design. Solid knowledge of industry‑standard tools and best‑in‑class practices for PHY modeling, both abstracted models (e.g., Matlab/Simulink) and Verilog/AMS. Good knowledge of IO and system integration (signaling/equalization techniques, signal integrity, power integrity). Ability to dig into RTL or FW code supporting the custom circuit implementation. Minimum 5+ years of team‑management experience leading multiple IPs from design to production. Academic Credentials Bachelor’s, Master’s or Ph.D. degree in Computer Engineering or Electrical Engineering. Location Boxborough, MA (open to other AMD locations). This role is not eligible for visa sponsorship. Benefits offered are described: AMD benefits at a glance. AMD and its subsidiaries are equal‑opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third‑party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process. AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here. This posting is for an existing vacancy. #J-18808-Ljbffr AMD