Senior Static Timing & Signoff Engineer for Low-Power SoCs
Silicon Laboratories Inc.
Silicon Labs in Austin, TX is seeking a Senior Static Timing Analysis Engineer to develop constraints and signoff for low‑power Wireless SoCs. You will work with multi‑core IPs and complex clock networks to meet power targets and performance goals. You will collaborate with global teams, evolve flows, and contribute to timing closure across SoC integration and IP. A strong background in Verilog/SystemVerilog and scripting is essential. #J-18808-Ljbffr Silicon Laboratories Inc.
- Silicon Labs, based in Austin, TX, seeks a seasoned Timing Analysis Engineer to shape timing constraints for IP and SoC, driving low-power wireless SoCs across multi-core subsystems. You will enhance timing flows, develop signoff criteria, and use scripting to extract...Senior
- ...Area, Pittsburgh, PA and Austin, TX) seeks a senior RTL design engineer to own block level design, integration and sign-off for complex SoC components. You should bring strong Verilog or SystemVerilog, timing closure and low‑power techniques, plus familiarity with on‑chip...Senior
- ...Computer in San Francisco, CA is seeking a Senior Design Engineer to design, integrate, and sign off RTL for blocks across the power-efficient SoC, including on-chip interconnects and... ...and help tape out industry-leading ultra-low-power solutions. This is a hands-on role...Senior
- Qualcomm Technologies, Inc. in Austin, Texas, is seeking a Senior Staff Physical Design Engineer to define, model, and implement IP/SoC for high-performance, low-power products. You will collaborate with software and hardware teams to meet system requirements and customer...Senior
$160.65k - $298.35k
...the leading innovator in low-power wireless connectivity, building... ...’s most highly integrated SoCs, Silicon Labs provides... ...markets. Learn more at Static Timing Analysis Engineer Austin, TX This position involves... ...and timing closure signoff of low power Wireless SoCs...SuggestedFlexible hours$168k - $264.5k
...seeking an innovative Senior STA Signoff Methodology Engineer to help drive sign-... ..., CPUs, LPUs and SoCs. This position is a... ...technologies on chip timing.Develop STA and PNR... ...constraints, and timing and power optimization.Perform... ....Experience with low-power techniques,...SeniorFull time- ...Description Title: Senior Staff GPU Design Implementation, Static Timing Analysis Engineer Location: Austin, TX... ...timing integrity and signoff readiness for their next... ...RTL, physical design, SoC integration, and EDA... ...-corner analysis, and low-power constraints-to improve...
- NVIDIA is seeking an innovative Senior STA Signoff Methodology Engineer in Austin, TX. You will drive sign-off strategies for GPUs/CPUs/SoCs, optimize performance, yield, and reliability... ...You will collaborate with design and timing teams to deploy sophisticated timing-signoff...Senior
$152.4k - $254.5k
...Senior Power Integrity (PI) Analysis Engineer Category: Chip Design Location: San... ...IR drop sign‑off (static and dynamic) and power... ...CPM models for SoC‑level integration and... ...including resolving IR/timing conflicts driven by... ...~ Familiarity with low‑power design methodologies...SeniorTemporary workWorldwide$143.15k - $265.85k
Staff Digital Design Engineer - SOC Low Power, Clocking & Integration page is loaded## Staff Digital Design Engineer - SOC Low Power, Clocking... ...reset domain crossing (RDC), synchronization techniques, and timing considerations.* Extensive experience with low-power design...Flexible hoursShift work- ...are seeking an experienced Senior Principal SOC Power Lead to drive power analysis... ...lead a small team of power engineers responsible for both pre- and... ...of innovation, delivering on-time to product performance/power... ...they interact with hardware low power features like clock and...Senior
- Qualcomm Technologies, Inc. is seeking an experienced Chipset Power System Engineer to lead a cross-functional team in modeling SOC/chipset power and devising innovations to optimize hardware and software for low power consumption. The role spans all design stages to...Senior
$136k - $218.5k
...looking for a motivated ASIC Timing Engineer to join our dynamic and growing... ...'s GPUs, CPUs, LPUs, and SoCs at block level, cluster level... ...constraints, and drive timing and power convergence as well as... ...experience in full-chip/sub-chip Static Timing Analysis (STA) and timing...SeniorFull time- Arm in Austin, TX is seeking a senior timing closure engineer to own chip and block level timing closure across complex multi-instantiated designs... ...functional/test-mode timing, and ensure IO interfaces and SOC bus protocols are properly implemented. This role offers a...Senior
- Ambiq in Austin, TX is seeking a Sr. Staff Power & Performance Architect to shape the architecture behind industry‑leading ultra‑low‑power SoCs. You will drive power budgeting, analysis, modeling, and debug from early architecture through silicon correlation, defining...Senior
- NXP Semiconductors NV in Austin seeks a Static Timing Design Manager to lead a team of engineers focused on STA for MPU SoCs. You will develop, implement and verify timing constraints, drive timing closure at subsystem and full-chip levels, and collaborate with RTL/IP...Senior
- ...and beyond. Together, we advance your career. THE ROLE: We are seeking a Senior Power Modeling Engineer to drive pre-silicon power modeling and analysis for AMD’s next-generation Embedded x86 SoC platforms. This role plays a critical part in defining use-case-driven power...Senior
- Ambiq seeks a Senior Director of SOC System Architecture to shape the next generation of ultra-low-power AI SoCs for wearables and intelligent edge devices. You will drive architecture... ...-level tradeoffs, guide IP selection, and mentor engineers, #J-18808-Ljbffr Ambiq Micro, Inc.Senior
$136k - $218.5k
We’re looking for a Senior Power Architecture & Optimization Engineer to push the limits of energy efficiency... ...‑efficient GPUs and SoCs in the industry. As AI... ..., data movement, and low‑power design.Familiarity... ...SummaryLocation: US, CA, Santa Clara; US, TX, AustinType: Full timeSeniorFull time$224k - $356.5k
...accelerated computing and powering the next era of... ...We are looking for a Senior System Software Engineer to join NVIDIA’s Datacenter... ...halls.Develop real-time controllers, policies... ...maintaining complex low-level software.Deep... ...CPU, accelerator, or SoC power and performance...SeniorFull timeRemote work$220.92k - $311.89k
...Description: Intel’s AI SoC organization is... ...edge and cloud. As a Senior Formal Verification Engineer, you will play a critical... ...design, analyze power/performance, and uncover... ...domain crossings, and low-power design techniques... ...to split their time between working on-site...SeniorFull timeInternshipLocal areaImmediate startShift work$128k - $170k
...Austin Summary The Senior Staff Engineer, Electrical Design - Power develops new electrical systems... ...in high-current, low-voltage power subsystems for CPU, GPU, ASIC, SoC, and FPGA Experienced in... ...job. Job duties and the % of time identified for any function...SeniorFor contractorsWork at officeLocal area- Apple Inc. in Austin, TX is seeking a senior SoC Physical Design Engineer focused on electrical analysis to... ...cycle to plan EM/IR testing and ensure timely tape-out sign-off. The role requires... ...of experience, deep knowledge of low-power design and digital systems, and hands...Senior
- Arm Limited in Austin, TX seeks a Senior Principal SOC Power Lead to drive power analysis, modeling,... ...for SoC solutions. Lead a small power engineering team across pre- and post-silicon convergence... ...to improve accuracy, turnaround time, and silicon correlation. #J-18808-...Senior
- Silicon Labs in Austin, TX, is looking for a Staff Digital Design Engineer to develop advanced SoC devices for the wireless IoT market. This role entails designing low-power architectures, collaborating on power management strategies, and overseeing the integration of complex...Flexible hours
- Cadence seeks a senior IC design expert to lead large-scale signoff initiatives from Washington. You will guide complex timing, STA/ECOs, and flow optimizations while shaping customer engagements and tool enhancements. The role demands executive-level collaboration and...SeniorFull time
- Ambiq Micro, Inc. in Austin, Texas is seeking a Sr. Staff Power & Performance Architect to shape the architecture of power-efficient SoCs. You will drive power budgets, analysis, modeling, and debug from early architecture through silicon correlation. You will partner with...Senior
- ...highly skilled and experienced SoC (System-on-Chip) Engineering Leader to direct a diverse... ...and Verified Designs for Power and Clocking. If you are a... ...), ACPI and BSA, Processor low power states, Use-Cases power... ...track record of timely, to-specification delivery...SeniorWork at officeLocal area
$136k - $218.5k
NVIDIA is seeking an exceptional Senior SoC ASIC Verification Engineer to confirm the functionality of the world’s most powerful AI-enabled SoCs. These SoCs power self-driving cars... ...Clara; US, MA, Westford; US, TX, Austin; US, OR, Hillsboro; US, CA, RemoteType: Full timeSeniorFull timeWorldwide$136k - $218.5k
...looking for a motivated Senior Physical Design and Timing Engineer to join our dynamic... ...high-frequency and low-power NVIDIA CPUs, GPUs, LPUs and SoCs at block level, cluster... ...optimization, signoff, and ECOs.Demonstrated... ...and full-chip level Static Timing Analysis, timing...SeniorFull time
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior Static Timing & Signoff Engineer for Low-Power SoCs. Be the first to apply!
- power engineer Austin, TX
- energy engineer intern Austin, TX
- power integrity engineer Austin, TX
- energy market engineer Austin, TX
- senior power electronics engineer Austin, TX
- electrical power engineer Austin, TX
- senior energy engineer Austin, TX
- energy efficiency engineer Austin, TX
- energy engineer Austin, TX
- lead power electronics engineer Austin, TX


