Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

DFT Intern

Etched

Job Description

Job Description

About Etched

Etched is building hardware for frontier intelligence. We co-design chips, racks, software, and manufacturing to deliver best-in-class throughput and latency across both prefill and decode workloads. Our first products are heavily focused on inference . Backed by hundreds of millions from top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure layer for the fastest growing industry in history.

Job Summary

As a DFT Intern at Etched, you will help review and refine DFT flow automation to support chip-level regression on Caelius. You will work across frontend and backend design teams, contribute to DFT verification (including MBIST, Scan, BSCAN, and SSN simulations), and develop flows for various ATPG fault models. You do not necessarily need prior DFT experience; just the ability to learn quickly in a fast-paced, high-autonomy environment. We are looking for Spring '27, and Summer '27 interns.

You may be a good fit if you have

  • Progress towards a Bachelor's, Master's, or PhD degree in electrical engineering, computer engineering, or a related field.

  • Familiarity with a hardware description language (Verilog or SystemVerilog)

  • Exposure to ASIC or SoC design concepts

  • Familiarity with digital logic design fundamentals

  • Familiarity with standard ASIC design flow steps (synthesis, STA, DFT)

  • Familiarity with scripting in Python, Tcl, or another language

  • Are able to learn quickly about transformers and other aspects of modern artificial intelligence

Strong candidates may also have experience with

  • Knowledge of DFT concepts such as MBIST, scan insertion, and scan compression

  • Experience with Tessent or similar DFT tooling

  • Familiarity with ATPG fault models (SAF, TDF, BDF, IDDQ, PDF)

  • Exposure to DFT flow automation or regression infrastructure

  • Familiarity with clocking and reset schemes

We encourage you to apply even if you do not believe you meet every single qualification.

Program details

  • 12-week paid internship

  • Generous housing support for those relocating

  • Daily lunch and dinner in our office

  • Based at our office in San Jose, CA

  • Direct mentorship from industry leaders and world-class engineers

  • Opportunity to work on one of the most important problems of our time

For any questions, contact View email address on ziprecruiter.com.

How we’re different

Etched believes in the Bitter Lesson. We are the first inference-focused frontier AI system. Our addressable market is the entirety of inference, unlike many of our competitors.

We are a fully in-person team in San Jose (Santana Row), and greatly value engineering skills. We do not have boundaries between engineering and research, and we expect all of our technical staff to contribute to both and work across disciplines as needed.

Vacancy posted 19 days ago
Similar jobs that could be interesting for youBased on the DFT Intern in San Jose, CA vacancy
  •  ...bigger — technology that moves the world forward. Join us and, together, we’ll advance your career.THE ROLE: As a member of the Cores DFT Team, the successful candidate will own the ATPG/DFT responsibilities for the next generation of AMD high-performance cores.  THE... 
    Suggested

    AMD

    Santa Clara, CA
    2 days ago
  • $20 - $71 per hour

     ...your resume, you acknowledge that your Hardware Design for Test (DFT) internship application will be processed in accordance with...  ...year in school, degree, and experience. The hourly rate for our interns is 20 USD - 71 USD. You will also be eligible for Intern benefits... 
    Internship
    Hourly pay
    Full time

    NVIDIA

    Santa Clara, CA
    3 days ago
  •  ...Rimerman + Co. specializes in providing accounting services to industry-leading firms, including many Silicon Valley pioneers. Past interns say, "This firm in particular is very understanding of a work-life balance," and "the pay was more than fair, and the firm offered... 
    Internship
    Full time
    Work experience placement
    Summer work
    Summer internship

    Vault

    San Jose, CA
    5 days ago
  • $141.91k - $269.1k

     ...wonderful.The Aerospace, Defense, Government (ADG) - The Senior DFT Logic Design Engineer provides technical support to Intel Foundry...  ...and flows.The successful candidate will:Collaborate with internal teams across Intel and external stakeholders such as foundry customers... 
    Internship
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $168k - $264.5k

    As a Senior DFT Engineer - Post-Silicon , you will take pioneering DFT capabilities beyond implementation—connecting silicon behavior, test data, and product learning to deliver robust, production-ready DFT solutions for NVIDIA’s most advanced chips.NVIDIA has continuously... 
    Suggested
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $167.7k - $245.2k

     ...quickly. Join us to power the future of the digital world.Your Impact:You will be in the Silicon One development organization as an ASIC DFT STA Engineer. You are a detail-oriented STA Engineer with strong analytical skills and a deep understanding of timing constraints,... 
    Full time
    Temporary work
    Work experience placement
    Local area
    Flexible hours
    Shift work

    CISCO Systems

    San Jose, CA
    4 days ago
  •  ...technology that moves the world forward. Join us and, together, we’ll advance your career.THE ROLE:Looking for a diagnose expert, with scan DFT knowledge, to improve/enhance debug and diagnosis capabilities and implement features to meet new diagnosis challenges. In the role... 

    AMD

    San Jose, CA
    13 hours ago
  • $136k - $218.5k

     ...to join us today.Design-for-Test Engineering at NVIDIA works on groundbreaking innovations involving crafting creative solutions for DFT architecture, verification and post-silicon validation on some of the industry's most complex semiconductor chips. What you'll be doing... 
    Full time

    Nvidia

    Santa Clara, CA
    13 hours ago
  • $168k - $264.5k

    We are now looking for a Senior DFT Methodology Engineer! As a Senior DFT Methodology Engineer, you will architect and develop the test methodologies that make our next generation of silicon testable, debuggable, and secure from the very first bring-up. NVIDIA has crafted... 
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • Job description Senior DFT EngineerMoTek Technologies has an immediate opening for a Senior DFT Engineer:The ideal candiate will be responsible for DFT flows and implementation Run RTL, gate, and gate with SDF simulations to confirm correct functionality of DFT logic. Generate... 
    Immediate start

    MoTek Technologies

    San Jose, CA
    13 hours ago
  • Job-ID33277495Reference26-02087 Required Technical Skills: 5+ years of hands-on experience in Design for Test (DFT) and Automatic Test Pattern Generation (ATPG) for SoC or ASIC designs. Strong understanding of DFT fundamentals, including controllability, observability... 

    Katalyst Healthcares & Life Sciences

    Santa Clara, CA
    1 day ago
  • $100k

     ...experts and leaders in the USA, Japan and other countries, and help us make our IP even better. In this role, you will be responsible for DFT implementation using industry standard tools for high-speed CPU core design. This role is remote based out of the United States.We... 
    Permanent employment
    Remote work
    Worldwide

    Tenstorrent

    Santa Clara, CA
    1 day ago
  • Job-ID33217642Reference26-01963Job SummaryWe are looking for a skilled DFT/ATPG Engineer with 5+ years of hands-on experience in ASIC/SoC design and manufacturing test. The candidate should have strong knowledge of DFT fundamentals, ATPG, scan-based testing, MBIST,... 

    Katalyst Healthcares & Life Sciences

    Santa Clara, CA
    4 days ago
  • $30 per hour

     ...scale developments. We pride ourselves on our innovative approach and collaborative culture. Position Summary: As a Field Engineer Intern, you will support the field team in managing construction activities, document control, and quality assurance. This internship offers... 
    Internship
    Hourly pay
    For contractors
    For subcontractor
    Summer internship
    Work at office
    Local area
    Relocation

    CORE Builders

    San Jose, CA
    5 days ago
  •  ...to bring up new silicon, validate features, and support real-world AI applications. We are looking for Spring '27, and Summer '27 interns. You may be a good fit if you have Progress towards a Bachelor's, Master's, or PhD degree in Computer Science,... 
    Internship
    Summer internship
    Work at office
    Relocation

    ETCHED LLC

    San Jose, CA
    3 days ago
  • $167.7k - $245.2k

     ...Join us to power the future of the digital world. Your Impact: You will be in the Silicon One development organization as an ASIC DFT STA Engineer. You are a detail-oriented STA Engineer with strong analytical skills and a deep understanding of timing constraints,... 
    Full time
    Temporary work
    Work experience placement
    Local area
    Flexible hours
    Shift work

    Cisco Systems

    San Jose, CA
    1 day ago
  • $167.7k - $245.2k

     ...world. Your Impact Responsible for thorough test planning and development of test benches to verify comprehensive Design-for-Test (DFT) architecture that supports ATE screening, in-system test, debug and diagnostics needs of the design. Collaborate with the design/... 
    Full time
    Temporary work
    Local area
    Flexible hours
    3 days per week

    020 Cisco Systems, Inc.

    San Jose, CA
    3 days ago
  • $196k - $310.5k

     ...advanced technology team to optimize design tradeoffs and methodology on next generation CMOS technology. We are looking for a Senior DFT Engineer to join our dynamic and growing team! If you are problem solver and highly motivated individual searching for a... 

    NVIDIA Corporation

    Santa Clara, CA
    4 days ago
  • $195k - $250k

     ...partners including silicon, packaging and systems. Visit our website eridu.ai to learn more. Responsibilities Define the DFT architecture of a multi-chip system SOC. involving all aspects of test design functions such as Scan, BIST, Memory Repair, BSD ( ACJTAG... 

    Eridu AI

    Saratoga, CA
    2 days ago
  •  ...Company: Qualcomm Technologies, Inc. Job Area: Interns Group, Interns Group Interim Engineering Intern - Systems General Summary: About Qualcomm Qualcomm relentlessly innovates transforming businesses, enriching lives and fortifying societies. Our solutions... 
    Internship
    Interim role
    Summer work
    Summer internship

    Qualcomm

    Santa Clara, CA
    3 days ago
  • $118.7k

     ...of our customers. Customer obsession is part of our company DNA, which has made us one of the world's most beloved brands. Our SDE interns use modern technology to solve complex problems while seeing their work's impact first-hand. The challenges SDE interns solve at Amazon... 
    Internship
    Full time
    Summer work
    Seasonal work
    Summer internship
    Work at office
    Local area
    Worldwide
    Monday to Friday

    Amazon

    Santa Clara, CA
    4 days ago
  • $121.9k - $195k

     ...Account, please Sign-In before you apply. Job Description: Broadcom’s Core Switching Group division is seeking a candidate for a DFT engineer. Products include networking switches for Scale up and Scale Out for traditional and AI data centers. This position is at... 
    Full time
    Local area
    Shift work

    Broadcom Corporation

    San Jose, CA
    2 days ago
  • $60k - $148.5k

     ...DFT Engineer Role Purpose: The purpose of this role is to lead the VLSI development and design of the system by defining the various functionalities, architecture, layout, and implementation for a client. Experience: 6 to 8 years. Key Responsibilities: Create and... 
    Minimum wage
    Local area

    Wipro

    Santa Clara, CA
    18 hours ago
  •  ...Job title:DFT Engineer Location:Santa Clara CA Duration:Long term Experience:8-15 Years Role Purpose We are hiring a DFT Engineer with hands-on experience in Scan, ATPG, MBIST, or Boundary Scan Key Responsibilities: Work on Scan insertion, ATPG... 

    I-Flow

    Santa Clara, CA
    5 days ago
  •  ...Requirements: Good understanding of DFT fundamentals and methodology Experience with DFT insertion and verification Experience with Tessent tools: Tessent Streaming Scan Network Op SW Tessent MemoryBIST-NS Ap SW Tessent MemoryBIST-NS repair Op SW Tessent TestKompress Ap... 

    GCB Services LLC

    San Jose, CA
    4 days ago
  •  ...We are seeking a highly experienced Design for Test (DFT) Engineer to contribute to the development of complex SoC/ASIC designs. This role will focus on DFT planning, integration, testing methodologies, and continuous improvement of DFT flows across chip-level and block... 

    QuEST Global

    Santa Clara, CA
    19 hours ago
  • 5+ years of hands-on experience in DFT and ATPG for SoC or ASIC designs Strong understanding of DFT fundamentals including controllability, observability, and scan-based testing Proven expertise in ATPG pattern generation, analysis, and debug Experience with MBIST, including... 

    Sira Consulting, an Inc 5000 company

    Santa Clara, CA
    19 hours ago
  • $118.82k - $178k

     ...features on the silicon semiconductor chips Marvell produces for internal and external customers. You will make sure we don’t ship out any...  ...specifications. • Involve in the testability review with DFT/DFM teams to define and enhance yield and test methodologies. •... 
    Internship
    Permanent employment
    Full time
    Work from home

    Marvell

    Santa Clara, CA
    1 day ago
  • $186.9k - $267.7k

     ...Design-for-Test. You will work with Front-end RTL teams and backend physical design teams to understand chip architecture and drive DFT requirements early in the design cycle. As a member of this team, you will also be involved in crafting groundbreaking next-generation... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  • $168k - $264.5k

     ...industry's most complex semiconductor chips.What you'll be doing:As a senior member in our team, you will work on innovating in the DFT Power, Thermal & Voltage Noise Methodology areas.This will include working on groundbreaking low power & thermal solutions for our manufacturing... 
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to DFT Intern. Be the first to apply!