Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior ASIC Verification Engineer - DDR Memory IP

Synopsys

Synopsys Inc. is seeking an experienced verification engineer to lead DDR PHY and memory subsystem IP verification. You will translate architectures into executable tests, build scalable UVM testbenches, write assertions, and drive coverage to catch protocol violations before tape-out. You will mentor junior engineers, collaborate with design teams, and integrate AI-assisted verification tools into our workflow, enabling faster, more robust silicon validation across product families. #J-18808-Ljbffr

Vacancy posted 5 days ago
Similar jobs that could be interesting for youBased on the Senior ASIC Verification Engineer - DDR Memory IP in Sunnyvale, CA vacancy
  • $168k - $264.5k

     ...hardworking, motivated and creative Senior Verification Engineer for our GPU Memory Subsystem IP verification Team! At NVIDIA, we...  ...experience.6+ years of ASIC verification experience of complex...  ...experience of dynamic memory controllers (ddr{2, 3, 4, 5}, lpddr{2, 3,4,5,6},... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  •  ...Verilog, System Verilog, and modern verification libraries like UVM 10+ years of ASIC design verification experience Experience / Background with DDR or Memory Controller. PHY Verification is a...  ...with architects, hardware engineers, and firmware engineers to understand... 
    Senior

    Infobahn Softworld

    Santa Clara, CA
    3 days ago
  • $159k - $239k

     ...Category Engineering Hire Type Employee Job ID...  ...leading silicon design, IP, simulation and...  ...Define and track verification test plans for DDR PHY and memory subsystem IP blocks...  ...years of hands-on ASIC verification experience...  ...being the senior technical voice in... 
    Senior
    Remote work

    Synopsys Inc

    Sunnyvale, CA
    a month ago
  • $150k - $250k

    Job Title: Senior ASIC Verification EngineerJob Location: Santa Clara, CA or Boston, MACompensation:...  ...(Ethernet, UCIe, PCIe, CXL, UALink), Memory SubsystemPosition OverviewWe are seeking...  ...highly skilled Senior ASIC Verification Engineer to join our dynamic team. This role is... 
    Senior

    CyberCoders

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

    NVIDIA is seeking an outstanding Senior ASIC Verification Engineer to verify the design and implementation of the world’s leading SoC's and GPU's. This...  ...the development of the verification infrastructure for memory subsystem unitsVerify firmware code, with specific... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  •  ...Deadline: 0001-01-01Our client is seeking a Senior ASIC Verification Engineer to join their team. As a Senior ASIC...  ..., compression/decompression logic, memory BIST, and logic BIST, using Siemens...  ...Integrate and verify DFT fabrics and IP within subsystems, ensuring correct... 
    Senior
    Temporary work
    For contractors
    Immediate start
    Relocation
    Flexible hours

    Experis

    San Jose, CA
    4 days ago
  • $2,500 per month

     ...investors and staffed by leading engineers, Etched is redefining the...  ...We are seeking a Formal Verification Engineer to join our ASIC Design Verification team....  ...across the custom IP, interface IP, and SoC subsystems...  ..., DMA engines, NoCs, memory systems, PCIe, Ethernet, CPU... 
    Senior
    Contract work
    Work at office
    Relocation package

    Etched.ai, Inc.

    San Jose, CA
    3 days ago
  •  ...About the role As a senior member of Tensordyne's ASIC team, you will lead all phases of ASIC verification and will be responsible...  ...with 3rd‑party SoC IP blocks to deliver...  ...guide verification engineers helping them through...  ...interfaces (PCIe, Ethernet, DDR/HBM, SerDes, etc.).... 
    Senior
    Work at office
    Remote work
    Flexible hours

    Tensordyne

    Sunnyvale, CA
    5 days ago
  • $136k - $218.5k

     ...you can make a lasting impact on the world.NVIDIA is seeking a Senior ASIC Compose Verification Infrastructure and Tools Engineer to advance the systems that qualify, integrate, and deliver complex ASIC IP across multiple products. This role is ideal for an RTL compose... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  • $200k - $300k

    Job Title: Principal ASIC Architect - Memory Systems & AI InterconnectsJob...  ...teams, ASIC design, verification, firmware, and system...  ...teams, and external IP partners to align on...  ...including HBM, DDR, persistent memory, and...  ...other architects and engineers, setting best... 

    CyberCoders

    Santa Clara, CA
    4 days ago
  •  ...Job Description • Develop verification environments, reference models...  ...systems, and reuse strategy across IP, subsystem, and SoC levels....  ..., and mentor junior engineers in verification methodology....  ...of professional experience in ASIC or SoC functional verification... 
    Senior
    Night shift

    Advanced Technology Innovation Corp.

    Cupertino, CA
    6 days ago
  • $163k - $236k

    Plan the verification of complex digital design blocks by understanding...  ...and interacting with design engineers to identify important verification...  ...using SystemVerilog/UVM for ASICs.Preferred qualifications:...  ...cycles and verifying interconnect IPs.In this role, you’ll work to... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    4 days ago
  • $136k - $218.5k

    At NVIDIA, we push the boundaries of computing innovation. Our ASIC Verification Engineers focus on developing the world’s top SoCs and GPUs. Joining us as a Senior ASIC Verification Engineer - GPU means working on modern technology powering consumer graphics and AI applications... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $220.92k - $311.89k

     ...innovation in next-generation ASICs for AI applications across edge and cloud. As a Senior Formal Verification Engineer, you will play a critical...  ...and execution for complex SoC IP blocks and subsystems....  ...Things, the latest advances in memory and programmable solutions,... 
    Senior
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    5 days ago
  •  ...NVIDIA is seeking a hardware engineer to take our GPU memory subsystem from first silicon power-on to production from its memory bring-up to validation. You will plan and perform DDR memory tuning, review designs, and debug issues across silicon, board, and software layers... 

    NVIDIA

    Santa Clara, CA
    5 days ago
  •  ...s Silicon One team in San Jose seeks an experienced engineer to lead test planning and DFT verification for next‑gen silicon. You will develop test benches...  ...7+ years in test planning and deep familiarity with memory architectures and DFT tools (DVE/Verdi, DesignWare,... 
    Senior

    Cisco

    San Jose, CA
    4 days ago
  •  ...ManpowerGroup Global, Inc. is seeking a Verification Engineer 5 in San Jose, CA to join the ASIC/SoC verification team. The role focuses on functional verification of complex ASIC blocks and IP cores for CPU/GPU development, requiring strong C/C++ skills in a Linux environment... 
    Senior

    ManpowerGroup Global, Inc.

    San Jose, CA
    3 days ago
  • $119.8k - $258k

     ...A technology company located in Mountain View, CA is seeking a Design Verification Engineer to support SoC-level verification of advanced high-speed and security IP. The role involves collaboration with design and architecture teams to verify complex digital systems.... 
    Senior
    Full time

    Sintegra

    Sunnyvale, CA
    4 days ago
  •  ...in Santa Clara, CA is seeking a highly experienced Hardware Engineer/Design Verification Engineer to plan, design, verify, and test complex...  ...and post-silicon products. The role requires 10+ years in ASIC verification with SV/UVM proficiency, strong knowledge of protocols... 
    Senior

    Qualcomm

    Santa Clara, CA
    2 days ago
  •  ...NVIDIA Corporation is seeking an experienced ASIC Verification Engineer in Santa Clara, CA. You will verify the design and implementation of an inference accelerator, building block and SoC level testbenches, and collaborating across teams to ensure correctness with modern... 
    Senior

    NVIDIA

    Santa Clara, CA
    3 days ago
  • $158.5k - $321k

     ...Senior ASIC Verification Engineer This role has been designed as 'Hybrid' with a requirement that you will work on average 2 days per week from an HPE office. Who We Are: Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and... 
    Senior
    Work experience placement
    Work at office
    Local area
    2 days per week

    Hewlett Packard Enterprise

    Sunnyvale, CA
    1 day ago
  •  ...NVIDIA is seeking a Senior Verification Engineer to join our Display Team and help verify the world's leading GPU and SoC display engines. You will...  ...verification sign-off, and infrastructure to deliver high-quality IPs powering NVIDIA products across consumer, professional,... 
    Senior

    NVIDIA

    Santa Clara, CA
    12 hours ago
  •  ...plus; Years Responsibilities Verify the HBM-based Memory Controller subsystem using SystemVerilog/UVM. Develop verification plans, UVM testbenches, test cases, assertions (...  .../UVM expertise. Experience verifying DDR/HBM memory controllers or memory subsystems. Good... 
    Senior

    ACL Digital

    San Jose, CA
    18 hours ago
  • $168k - $264.5k

     ...their best work. Come join the team and see how you can make a lasting impact on the world.NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the design and implementation of the world’s leading inference accelerator. This position offers the... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  • $129.2k - $209k

     ...solving, stronger relationships, and the kind of precision that drives great outcomes.Job SummaryYour Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next-generation firewall products meet or exceed industry-... 
    Senior
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    2 days ago
  • $86k - $170k

     ...is seeking a New College Graduate CPU IP Design & Verification Engineer to join the MIPS CPU IP Engineering...  ...decode, execution, load/store, caches and memory interfaces, control and status...  ...architecture, microarchitecture, FPGA, ASIC, or processor-design project experience... 
    Full time
    Internship
    Local area

    GLOBALFOUNDRIES

    Santa Clara, CA
    5 days ago
  • $164.47k - $311.89k

     ...the RoleIntel is seeking a Senior Design Verification Engineer for the Silicon Chassis team...  ...chassis and interconnect IP blocks from planning through...  ...protocol verification, and memory subsystem behavior, with enough...  ...and methodologies), Custom ASIC (leveraging existing IP for... 
    Senior
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    5 days ago
  • $167.7k - $245.2k

     ...to power the future of the digital world.Your ImpactAs an ASIC Design Verification Engineer, you will play a critical role in developing Cisco’s revolutionary...  ...one or more protocols such as PCIe, CXL, Ethernet, RDMA, DDR, or TCP.Why Cisco? At Cisco, we’re revolutionizing how... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    5 days ago
  •  ...want to talk to you. What you'll do As a founding Senior ASIC Design Verification Engineer, you will own verification of the AI Persimmons inference...  ..., test implementation, and complex debugging across IP blocks, SoCs, and system-level designs. Compute Expertise... 
    Senior
    Flexible hours

    Persimmons, Inc.

    San Jose, CA
    4 days ago
  •  ...ASIC Design Verification Engineer [Security Group] – Sr Staff Qualcomm is seeking a Hardware Engineer to drive innovation in electronic systems design...  ...Verification Packaging & Wafer Semiconductor IP ASIC Design Services Verification Packaging & Wafer... 
    Senior

    Anysilicon

    Santa Clara, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior ASIC Verification Engineer - DDR Memory IP. Be the first to apply!