Architecture / architect

Position Overview We are seeking a highly skilled Mixed-signal IC Chiplet Architect to lead the definition, design, and integration of next‑generation chiplet‑based analog and mixed‑signal transceivers. This role requires deep technical expertise in analog integrated circuit design, system partitioning, and heterogeneous integration. The ideal candidate will provide architectural leadership from concept through product delivery, working cross‑functionally with design, packaging, verification, software, firmware, evaluation, and device test as part of a system engineering team.
Key Responsibilities Architecture & Specification Define the architecture of analog and mixed‑signal transceiver chiplets for advanced heterogeneous integration.
Develop system‑level specifications, interface definitions, and performance requirements.
Develop sub‑system requirements within the chiplet to achieve system‑level performance goals.
Work with software architects to define and develop software and firmware for fast configuration and real‑time chiplet control.

Design Leadership Guide design teams in integrating analog building blocks (e.g., RFADCs/RFDACs, bias circuits, clock structures, PLLs, LDOs, drivers).
Collaborate with digital, RF, and packaging teams to ensure seamless chiplet operation and interoperability.
Work with system engineers to define and integrate fast‑switching clock synchronization schemes.

Integration & Verification Work with 2D/2.5D integration teams to define chiplet interconnect requirements and physical integration strategies.
Oversee system‑level verification, modeling, and simulation of multi‑chiplet systems.
Drive signal integrity, power integrity, and thermal considerations at the multi‑chiplet level.

Innovation & Roadmapping Stay at the forefront of industry trends in chiplet architectures, heterogeneous integration, and advanced packaging.
Contribute to the company’s technology roadmaps, identifying opportunities for differentiation in performance, efficiency, and scalability.

Collaboration & Mentorship Act as a technical leader, mentoring junior engineers and influencing best practices in mixed‑signal IC design and chiplet integration.
Communicate complex trade‑offs and recommendations to management.

Qualifications Education : MS or PhD in Electrical Engineering or Systems Engineering.

Experience : 10+ years of experience in analog/mixed‑signal IC design, with at least 3 years in chiplet or multi‑die system architecture.
Track record of architecting and delivering high‑performance analog ICs.
Experience with advanced packaging and chiplet‑based integration.

Technical Expertise : Strong foundation in analog/mixed‑signal circuit design (ADC/DACs, clocking, biasing, digital, and software/firmware based control).
Knowledge of die‑to‑die interconnect protocols a plus.
Familiarity with EDA tools for circuit, system, and packaging co‑simulation.

Soft Skills : Strong leadership, problem‑solving, and communication skills.
Ability to balance innovation with practical constraints in time‑to‑market and manufacturability.

Benefits & Compensation The expected wage range for a new hire into this position is $157,080 to $227,460.
Actual wage offered may vary depending on work location, experience, education, training, external market data, internal pay equity, or other bona fide factors.
This position qualifies for a discretionary performance‑based bonus which is based on personal and company factors.
This position includes medical, vision and dental coverage, 401k, paid vacation, holidays, and sick time , and other benefits.
Analog Devices is an equal opportunity employer. We foster a culture where everyone has an opportunity to succeed regardless of their race, color, religion, age, ancestry, national origin, social or ethnic origin, sex, sexual orientation, gender, gender identity, gender expression, marital status, pregnancy, parental status, disability, medical condition, genetic information, military or veteran status, union membership, and political affiliation, or any other legally protected group.
EEO is the Law: Notice of Applicant Rights Under the Law.

#J-18808-Ljbffr Dormont Manufacturing Co