SoC Physical Design Engineer, STA/Timing
Apple Oakbrook
SoC Physical Design Engineer, STA/Timing
Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hard-working people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it! Join us to help deliver the next groundbreaking Apple product. In this visible role, you will be directly responsible for the physical implementation of design partition(s) (from netlist to tapeout) for a highly complex SOC using state of the art process technology.
Description
- Work with design teams to understand and debug constraints and facilitate logic changes to improve timing. - Work with the Physical Design team, highlighting issues and best practices. - Help create timing ECO's for project tapeout. - Create and maintain scripts and methodologies for analysis and runs. - Create documentation and help with guidelines/specs. - Deep analysis of timing paths to identify key issues. - Implement timing infrastructure.
Minimum Qualifications
- Minimum BS and 10+ years of relevant industry experience.
- Experience with large design STA and/or Timing Closure.
- Programming skills with Perl and TCL.
Preferred Qualifications
- Hands-on experience in STA.
- Familiar with important aspects of timing of large high-performance SoC designs in sub-micron technologies.
- Proficient in STA and methodologies for timing closure and have a fundamental understanding of noise, crosstalk, and OCV effects, among others.
- Familiar with circuit modeling, including SPICE models, and worst-case corner selection.
- Familiar with ECO techniques and implementation.
- Good communicator who can accurately describe issues and follow them through to completion.
Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant At Apple, we believe accessibility is a fundamental human right. You'll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong. Learn about accessibility in Apple's workplace Learn about reasonable accommodations for job applicants Apple accepts applications to this posting on an ongoing basis.
- GPU Physical Design Engineer, STA/Timing Do you love creating elegant solutions to sophisticated challenges? As part of our Silicon Engineering group, you’ll help design and manufacture our next-generation, high-performance, power-efficient processors! You’ll ensure Apple...SuggestedWork experience placementInternship
- We are seeking a seasoned Physical Design technical leader with deep expertise... ...GDS including PnR, bump/RDL, STA, physical verification, EMIR,... ...to solve more challenging timing closure issues, area & power... ...technology. Experience with large SOC designs (>20M gates) with...Suggested
- ...of enabling human life on Mars. SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we’re... ...ground grid generation, place and route, timing, noise, physical verification,... ...closure issues in static timing analysis (STA), noise, logic equivalency, physical...SuggestedPermanent employmentWorldwideWeekend work
- A leading technology company in Austin is seeking an ASIC STA Engineer to manage timing constraints throughout the SoC design process. Responsibilities include timing sign-off, developing STA flows, and collaboration with various teams to ensure timing closure. Ideal candidates...Suggested
- ...technology company based in Austin, Texas, is seeking a GPU Physical Design Engineer to ensure timing closure on complex GPU designs. You'll collaborate with... ...degree in Computer Science/Engineering with 3+ years in STA/timing closure or physical design. This role offers...Suggested
- SoC Physical Design Methodology Engineer In this role, you will be directly involved in our physical design methodology efforts, collaborating right alongside... ...in our production design flows in an effective and timely manner. You will verify theories by creating a strategy...
$141.91k - $200.34k
About the Role Join the Design Technology Platform (... ...as part of the X-Chip SoC Full-Chip Integration team... ...to the development of physical design methodologies and... ...s degree in electrical engineering or related field with a... ...employees to split time between on-site and off...Work experience placementLocal areaShift work- ...technology company is seeking an experienced SoC Physical Design Engineer to lead the physical implementation of... ...scripts, and conduct deep analysis of timing paths. Ideal candidates will have... ..., alongside a solid understanding of STA methodologies. #J-18808-Ljbffr Apple...
$161.18k - $210k
...Summary This individual leads the Physical Design Flow for high-speed DDR, graphics, and other SoC components, focusing on power... ...Power delivery network (PDN) Timing analysis and closure Perform physical... ...and support cross‑functional engineering effort to drive signoff closure...- Description As an ASIC STA Engineer, you will have responsibilities spanning all aspects of SoC design in terms of timing. Key responsibilities include timing sign‑off, STA and sign... ...understand and develop flow, and with Physical design team to close and sign‑off timing...
- SPACE EXPLORATION TECHNOLOGIES CORP in Austin, TX is seeking a Sr. SOC/ASIC Physical Design Engineer to work on next-generation silicon for space and ground infrastructures. The ideal candidate should have 5+ years of experience in ASIC and physical design flow development...
- SpaceX is looking for a motivated SR. SOC/ASIC PHYSICAL DESIGN ENGINEER in Austin, Texas. Your role involves developing cutting-edge silicon for Starlink, collaborating with cross-disciplinary teams, and driving implementation of advanced physical design methodologies....
- United States Digital Space LLC in Austin, Texas, is seeking a Sr. SOC/ASIC Physical Design Engineer. This role involves developing innovative silicon solutions for space applications within cross-disciplinary teams focused on the Starlink project, aimed at enhancing global...
- Etched.ai, Inc. is seeking a Physical Design Engineer based in Austin, Texas. This role involves owning block-level implementation, driving timing closure, and collaborating with RTL designers to improve design processes. Candidates should have 5-10+ years in physical design...Work at office
$136k - $212.75k
Senior ASIC Physical Design Engineer, Netlisting page is loaded## Senior ASIC Physical... ...and low-power CPUs, GPUs, SoCs at block level, cluster... ...physical design, such as driving timing convergence, timing... ...chip Static Timing Analysis (STA), timing constraints generation...Shift work$164.47k - $232.19k
...Revolution. Intel’s AI SoC organization... ...accelerators. If you are an engineer with strong... ...You’ll Do As an RTL Design Engineer, you’ll develop... ...from RTL to timing/power convergence.... ...design integrity for physical implementation. Working... ...timing analysis (STA) tools and methodologies...Local areaImmediate startShift work$180.2k - $270.4k
...Responsibilities As a Senior Staff Physical Design Feasibility Engineer, you will play a crucial... ...to meet critical timing, power, area, and reliability... ...keen understanding of the SoC/ASIC design flow using the... ...Xpedition for synthesis, P&R, STA, and physical verification....Full timeRelocation package$180.2k - $270.4k
## Sr. Staff Physical Design PPA EngineerApplyremote type: On-... ...Staff Physical Design PPA Engineer. you will be... ...signoff flows, including timing and physical verification... ...with RTL counterparts and SOC teams to resolve design... ...the latest industry P&R/STA flows and tools* Experience...Hourly payFull timeRelocation$100k
.... Tenstorrent is seeking a talented Physical Design Engineer to implement high-performance blocks for... ...-on engineer with deep expertise in SOC/ASIC physical design and a track record... ...proven experience in synthesis, PnR, and timing closure on taped-out designs. Expertise...Permanent employment- Physical Design Methodology CAD Engineer Do you love creating elegant solutions to highly complex challenges?... ...efficient processor, system-on-chip (SoC). You’ll ensure Apple products and... ..., RC extraction, IR and static timing analysis (STA). Working directly with EDA tool...
- ...Technologies group, you’ll help design and manufacture our... ..., system-on-chip (SoC)! You’ll ensure Apple products... ...a mix of strategic engineering along with hands-on,... ...hands on experience in physical design and large chip integration... ...P&R flows, and global timing verification Flows is...
- ...Computing & Graphics (CG) SoC Architecture team, you will develop and design custom silicon for... ...located across multiple time zones and geographies. You... ...workers, teams, and customer engineering teams. KEY... ...medical condition, mental or physical disability, national origin...
$137k - $200.5k
...full product development—from design to qualification to... ...digital world. Your Impact As a Physical Design Engineer, you will play a key role in... ...optimize floor planning and timing, analyze and improve backend... ...Perform static timing analysis (STA), setup reviews, and sign-...Full timeTemporary workLocal areaFlexible hours$232.19k
Overview As a SoC Logic Design Engineer at Intel, you will play a pivotal role in shaping the future of System... .... Conduct quality checks across RTL, timing, power, and area convergence, addressing design integrity for physical implementation. Optimize logic designs to...Shift workNight shift- ...Technologies group, you’ll help design and manufacture our next... ...a mix of strategic engineering along with hands‑on experience in physical design and large chip... ...different domains like top, STA, block PnR. Lead and... ...and all aspects of timing, electrical and physical...Temporary work
- ...for decode. Rack-scale co-design of logic, data movement, packaging... ...motivated Senior/Staff Engineer with experience in both Physical Design and Digital Circuit... ...the analog solution Timing analysis for interfaces with... ...high‑performance ASICs or SoCs. Proven success...Permanent employmentWork at officeLocal area
- A tech company in Austin is seeking an exceptional Physical Design Engineer to lead implementation and verification of block-level designs. You will drive PPA optimization, supervise design work, and work closely with the team. Ideal candidates will have 5-10+ years in...Local area
$136k - $218.5k
Senior Physical Design Methodology Engineer, PPA Fusion Compiler page is loaded## Senior Physical Design Methodology... ...of graphics processors and SOCs.* Key responsibility includes developing... ...and tool methodologies for P&R, timing analysis and closure, convergence in...- NVIDIA Corporation in Austin, Texas is seeking a motivated ASIC Physical Design Engineer to play a crucial role in the development of high-frequency CPUs and GPUs. This position requires a Master's or PhD in Electrical or Computer Engineering along with hands-on experience...
$116k - $189.75k
...are now looking for a motivated ASIC Physical Design Engineer, Netlisting to join our dynamic and growing... ...-frequency and low-power CPUs, GPUs, SoCs at block level, cluster level, and/or... ...-on skills in RTL/logic design for timing closure.Experience in clock-domain-crossing...
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to SoC Physical Design Engineer, STA/Timing. Be the first to apply!
- senior product design engineer Austin, TX
- chief design engineer Austin, TX
- new product engineer Austin, TX
- director of product engineering Austin, TX
- manufacturing design engineer Austin, TX
- rtl design engineer Austin, TX
- soc design engineer Austin, TX
- product engineering manager Austin, TX
- semiconductor product engineer Austin, TX
- industrial design engineer Austin, TX

