Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior ASIC Verification Engineer

$180k - $230k

Ethernovia

San Jose, CA About Ethernovia, Inc. Ethernovia is fundamentally changing how cars of the future are built by unifying in-vehicle networks into an end-to-end Ethernet system. Founded in 2018, we’re inventing the future of automobile’s communication! We are transforming automobiles’ communication network to enable the autonomous driving, electrical vehicle (EV) and software defined revolutions. Our breakthrough compute, communication, and software virtualization ushers in a new era of car connectivity and capabilities. We bring together, accelerate, and unify the car’s cameras/sensors, compute, and outside world to enable new advanced driver assistance features and services. With talented employees on 4 continents, we have filed > 50 patents to date. Join Ethernovia’s team to make a lasting impact on the future of mobility. Come share in our success with pre-IPO shares, competitive compensation, and great benefits while growing your knowledge and career with world class talent. We are looking for talented engineers and leaders who have an entrepreneurial spirit and want to drive their design from concept to silicon to their next car. Summary: As a Senior ASIC Verification Engineer, you will be responsible for all aspects of digital SoC verification . You will work with architects, designers, and SW engineers to plan and execute verification and validation of advanced automotive communication semiconductors and systems . You will contribute to a positive, trusting, and cohesive working environment based on integrity and strong work ethics. This position is located in: San Jose, CA Key Qualifications: BS and/or MS in Electrical Engineering, Computer Science, or related field Minimum 10+ years of ASIC verification experience Strong understanding of ASIC verification fundamentals and industry standard methodologies Experience with Verilog/System Verilog , UVM, Python, TCL, C/C++ Experience with the full verification flow , from spec to coverage analysis to gate level simulation Debugging failures in simulation to root cause problems Self-motivated and able to work effectively both independently and in a team Additional Success Factors: Experience in any of the following areas: Networking (Ethernet MAC, PHY, Switching, TCP/IP, security, PCIe and other industry standard protocols) Video standards, protocols, processing Digital signal processing filters Third party IP (SerDes, controllers, processors, etc.) Modular and Reusable Testbench architecture Design for re-use of pre and post silicon tests and infrastructure Automation of testbench creation, tests, regression, or EDA tools Knowledge of SystemC and/or DPI Personal Skills: Collaboration across multidisciplinary and international teams. What you’ll get in return: Technology depth and breadth expansion that can’t be found in a large company Opportunity to grow your career as the company grows Pre IPO stock options Cutting edge technology World class team Flexible hours Medical, dental and vision insurance for employees Flexible vacation time to promote a healthy work-life balance Salary Range: The actual offered base salary for U.S. locations will vary depending on factors such as work location, individual qualifications, specializations, experience, skills, job-related knowledge, and internal equity. The annual salary range for this position is $180,000 - $230,000. The compensation package will also include incentive compensation in the form of pre-IPO ISO options, in addition to base salary and a full range of medical and other benefits. #J-18808-Ljbffr

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Senior ASIC Verification Engineer in San Jose, CA vacancy
  •  ...A technology company in Santa Clara is seeking an adaptive Design Verification Engineer to improve ASIC design verification processes. The ideal candidate has over 10 years of experience and expertise in C/C++, Verilog, and modern verification libraries. Responsibilities... 
    Senior
    Contract work

    Infobahn Softworld

    Santa Clara, CA
    21 hours ago
  •  ...Intel seeks an experienced verification lead to architect and document verification strategies for silicon designs. You will develop testbenches using UVM or formal methods, integrate them in chip-level environments, and drive verification across blocks. You will also... 
    Senior

    Intel

    Santa Clara, CA
    21 hours ago
  • $143.3k

     ...locations in the U.S., Europe, Singapore, and Japan, and customers across all industries. We are seeking experienced Design Verification Engineers to build the next generation of our cloud server chips. Our success depends on our world-class server infrastructure; we’re... 
    Senior
    Local area

    Amazon

    Cupertino, CA
    22 hours ago
  • $101k - $162k

     ...Sign In > Create Account) 2. If you already have a Candidate Account, please Sign-In before you apply. Job Description: ASIC Verification Engineer High Speed Interconnect Product (HSIP) Group Broadcom is a global leader and innovator in semiconductor solutions for... 
    Suggested
    Full time
    Local area

    Broadcom

    San Jose, CA
    2 days ago
  • $209k - $230k

     ...at We are looking for a Principal Emulation Engineer with hands-on experience verifying protocols on complex ASICs and experience with or interest in emulation....  ...would be at ease creating environments to enable verification teams to stress test ASICs, as well as... 
    Suggested
    Immediate start
    Relocation
    Flexible hours

    Astera Labs

    San Jose, CA
    21 hours ago
  • $180k - $230k

     ...career with world class talent. We are looking for talented engineers and leaders who have an entrepreneurial spirit and want to...  ...from concept to silicon to their next car. Summary: As a Senior ASIC Verification Engineer, you will be responsible for all aspects of... 
    Flexible hours

    Ethernovia

    San Jose, CA
    1 day ago
  •  ...specifications / architectures / micro-architectures Define and review verification test plans Develop block level and chip level verification...  ...with 1+ years experience Advanced knowledge of standard ASIC/FPGA verification flows including simulation, testbench... 

    Sql Pager LLC

    San Jose, CA
    1 day ago
  •  ...Experience with Verilog, System Verilog, and modern verification libraries like UVM 10+ years of ASIC design verification experience Experience / Background...  ...TCL is a plus Collaborate with architects, hardware engineers, and firmware engineers to understand the new... 
    Senior

    Infobahn Softworld

    Santa Clara, CA
    21 hours ago
  •  ...Senior Design Verification Engineer Immediate need for a talented Senior Design Verification Engineer. This is a Fulltime opportunity with long-term...  ...and Technology Experience: ~ Must have skills: ASIC/SoC Design Verification, SystemVerilog, UVM, and SystemVerilog... 
    Senior
    Full time
    Immediate start

    Pyramid Corporation

    San Jose, CA
    1 day ago
  •  ...telecommunications company in San Jose is seeking a Principal Design Engineer to model complex DSP for communication systems. The successful...  ...-Verilog. Responsibilities include performing functional verification and collaborating with teams to ensure robust designs. This is... 

    Nokia

    San Jose, CA
    22 hours ago
  • $120k - $243k

     ...ASIC verification engineer This role has been designed as ''Onsite' with an expectation that you will primarily work from an HPE office. Who We Are: Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help... 
    Work experience placement
    Work at office
    Local area
    Immediate start

    Hewlett Packard Enterprise Development LP

    Sunnyvale, CA
    4 days ago
  • $185k - $230k

     ...requirements. Discover more at Astera Labs is seeking a Principal Design Verification Engineer with strong problem-solving abilities and a passion for developing robust verification methodologies for complex ASICs. The ideal candidate will have a solid background in... 
    Full time
    Flexible hours
    Night shift

    Astera Labs

    San Jose, CA
    14 hours ago
  • $140k - $200k

     ...of life. We are seeking a highly skilled and experienced Verification Engineer to join our engineering team. In this role, you will be responsible...  ...to this role: Minimum of 5-10 years of experience in ASIC verification for complex digital systems  Deep expertise... 
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    E-Space

    Saratoga, CA
    12 days ago
  •  ...breakthrough technology takes more than great engineering—it takes a team of exceptional people...  ...journey.    Job Description Verification Engineer position is your opportunity to...  ...backend teams throughout various stages of ASIC development. Qualifications ~8+... 

    Axiado

    San Jose, CA
    14 days ago
  • $142.6k - $206.5k

     ...includes participating in high-level product specifications, logic/RTL design and implementation, RTL verification, IP FPGA validation and debugging. As Lead DV Engineer focusing on IP Verification & Validation, you will be responsible for carrying out design... 
    Senior
    Local area
    Shift work

    Altera

    San Jose, CA
    14 hours ago
  • $205k - $255k

     ...performance of Astera Labs’ solutions. Basic qualifications Strong academic and technical background in Electrical or Computer Engineering. At a minimum, a Bachelor’s is required, and a Master’s is preferred. ≥12 years' experience supporting or developing complex SoC... 
    Senior
    Flexible hours

    Astera Labs

    San Jose, CA
    14 hours ago
  •  ...involves defining and architecting high-performance networking ASICs, collaborating closely with system microarchitects, and driving...  ...networking ASIC architecture, a proven track record in packet-processing engine design, and a deep understanding of networking protocols. Join... 
    Senior

    Eridu AI

    Saratoga, CA
    4 days ago
  • $195k - $265k

     ...is in execution mode and has a world-class engineering team with decades of experience in state-of...  ...Key Responsibilities Specialized Verification Strategy: Develop verification infrastructure and test cases for ASICs in the area of network fabrics, leveraging... 

    Eridu AI

    Saratoga, CA
    3 days ago
  • $136k - $218.5k

     ...join us today. The clocks group is looking for a top-notch ASIC engineer to join the team. The Team is responsible for crafting all...  ...members, we deliver clock RTL information to GPU, CPU and SOC verification team, timing and DFT teams. Get involved in end-to-end... 
    Senior
    Work experience placement

    NVIDIA

    Santa Clara, CA
    12 days ago
  • $160k - $180k

     ...other way. The potential is enormous, and we have a clearpathto make it real. Come join us. Job Summary: The Senior Subsystem Validation Engineer will be responsible for developing and implementing the methods and technics to validate and enhance the performance... 
    Senior
    Full time
    Shift work

    PSI Quantum

    Milpitas, CA
    3 days ago
  • $160k - $180k

     ...Senior Subsystem Validation Engineer PsiQuantum's mission is to build the first useful quantum computers—machines capable of delivering the breakthroughs the field has long promised. Since our founding in 2016, our singular focus has been to build and deploy million... 
    Senior
    Full time
    Shift work

    Blackbird

    Milpitas, CA
    2 days ago
  • $199.8k - $266.4k

     ...Job Description Job Description Job Title: Senior Principal Engineer, Hardware Application Engineering — Signal Integrity & Power Integrity...  ...effectiveness, transient response, and droop for high-current ASICs. Compliance & Lab Debug: Lead lab characterization and... 
    Senior
    Full time
    Relocation
    Visa sponsorship

    Fox Point Recruitment LLc

    Santa Clara, CA
    2 days ago
  • $142.2k - $213.4k

     ...Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group CPU...  ...experience ~ Strong fundamentals in digital ASIC design; experience using Verilog or VHDL...  ...defining and implementing SOC level verification on large designs. ~ Experience in TCL... 
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    21 hours ago
  • $80 - $90 per hour

     ...for an adaptive, self-motivative Design Verification Engineer to join our growing team. As a key...  ...verification libraries like UVM • 10+years of ASIC design verification experience •...  ...computer engineering/Electrical Engineering Seniority level Seniority level Not Applicable... 
    16 hours
    Contract work

    Infotree Global Solutions

    Santa Clara, CA
    14 hours ago
  •  ...seeking a highly motivated and skilled FPGA Verification Engineer to join our dynamic team, working on...  ...Skills Strong understanding of FPGA, ASIC, RTL design principles and...  ...description languages (e.g., VHDL, Verilog). Seniority level Mid-Senior level Employment type... 
    Contract work

    CirrusLabs

    Santa Clara, CA
    4 days ago
  • $97.7k - $182.62k

     ...the job poster from Capgemini Engineering About the Job You're...  ...forward-thinking team as a Design Verification Engineer, contributing to the...  ..., experience, skills, seniority, performance, sales or revenue...  ...00-$260,000.00 6 months ago ASIC Design Verification Engineer... 
    16 hours
    Full time
    Local area

    Capgemini Engineering

    Santa Clara, CA
    4 days ago
  •  ...Hi, Title: Lead / Senior Verification engineer Location: San Jose, CA / Santa Clara, CA Duration: 6+ Months Rate: $Open...  ...: . • 5+ or more years of proven experience on ASIC / SoC / IP Verification. • Strong experience in SystemVerilog... 
    Senior

    TWO95 International, Inc

    Sunnyvale, CA
    more than 2 months ago
  • $87.4k - $132k

     ...Position: Design Verification Engineer (eInfochips Inc) Job Description: What You'll Be Doing: Strong SV/UVM expertise AXI/NOC/...  ...Responsible for architecting Verification Environment for ASIC SoC and providing verification support from defining verification... 
    Hourly pay
    Full time
    Temporary work
    Work experience placement
    Work at office
    Local area
    Night shift

    Arrow ECS

    San Jose, CA
    7 days ago
  •  ...Senior Electrical Design & Validation Engineer At Capgemini Engineering, the world leader in engineering services, we bring together a global team...  ...the interview process and that image may be used for verification, including during the hiring and onboarding process.... 
    Senior
    Permanent employment
    Full time
    Contract work
    Local area

    Capgemini

    Santa Clara, CA
    14 hours ago
  • $115k - $268k

     ...computing. Join us and be part of one of the most exciting semiconductor startups in the industry. We are hiring multiple Design Verification engineers to advance our innovative RISC-V processors and subsystems. Role: Develop and execute verification plans for units and... 
    Senior
    Contract work

    Ventana Micro Systems

    Cupertino, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior ASIC Verification Engineer. Be the first to apply!