Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Sr. RTL Design Engineer

Advanced Micro Devices Inc

ADVANCE YOUR CAREER. ADVANCE THE WORLD. At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future. Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger — technology that moves the world forward. Join us and, together, we’ll advance your career.ROLE: As a key member of AMD’s FPGA Product and Platform development team, you will have various responsibilities in the technical execution of Adaptive & Embedded Computing Group (AECG) device programs from definition to productization. You will leverage modern RTL design methodologies, advanced EDA tools, and AI-driven automation in supporting IP development for Silicon implementation and first-time-right SW solution.THE PERSONYou are passionate about HW architecture, Digital design, and building cutting-edge silicon. As a strong problem solver and analytical thinker, you bring collaboration, communication, and adaptability to cross-functional teams spanning multiple time zones.KEY RESPONSIBILITIES:Participate in all stages of the design flow, from RTL development through GDS implementation.Design and implement RTL for complex digital and mixed-signal blocks using Verilog and System Verilog.Support physical design activities, including synthesis, DFT implementation, place-and-route, and Static Timing Analysis (STA).Collaborate closely with Functional Verification teams to support block-level verification using constrained-random and directed test environments based on System Verilog and UVM.Utilize scripting languages such as Perl, Tcl, Shell, and Python to maintain existing design automation flows and develop new tools supporting various aspects of design implementation.Partner with cross-functional teams across multiple engineering disciplines and geographic locations.Communicate regularly with global project teams to resolve technical issues and ensure project milestones and objectives are achieved.PREFERRED EXPERIENCE:Strong understanding of the complete ASIC/SoC development flow, from RTL architecture through physical implementation and silicon bring-up.Strong RTL design and integration experience using Verilog and SystemVerilog.Experience working with high-speed interfaces and complex IPs such as HBM, Die-to-Die (D2D), SerDes, PCIe, and memory subsystems.Deep understanding of VLSI design principles, Design Automation methodologies, and IC development processes.Working knowledge of physical design concepts including floorplanning, synthesis, place-and-route, timing closure, and Static Timing Analysis (STA).Hands-on experience with industry-standard EDA tools such as Synopsys DFT Compiler, TestMAX, PrimeTime, VCS, and Cadence tool suites.Experience with UVM/OVM verification methodologies, testbench development, BFMs, simulation environments, and debug workflows.Proven experience implementing DFT solutions for large-scale SoCs, including scan, compression, MBIST, LBIST, boundary scan, and related test technologies.Familiarity with FPGA architectures and prototyping methodologies is a plus.Strong scripting and automation skills using Perl, Tcl, Shell, Python, or similar languages.Demonstrated ability to independently drive technical initiatives and solve complex engineering challenges.Excellent written and verbal communication skills, with the ability to effectively collaborate across geographically distributed teams.Proven ability to mentor engineers and contribute to technical leadership within an organization.ACADEMIC CREDENTIALS:Bachelor's or master’s degree in electrical engineering, computer engineering, or a related field.LOCATION:San Jose, CA (Hybrid)#LI-MV1Benefits offered are described: AMD benefits at a glance.AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.This posting is for an existing vacancy.

Vacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the Sr. RTL Design Engineer in San Jose, CA vacancy
  •  ...optical interconnects to scalable photonic engines, Lumilens is unlocking a new era of...  ...systems, and scale. Every line of code, every design decision, every breakthrough you help...  ...you will own physical implementation from RTL to GDSII, drive timing and power closure... 
    Senior

    Lumilens

    San Jose, CA
    1 day ago
  •  ...you will lead and contribute to advanced-node physical design for complex ASIC and SoC products, driving...  ...chip-level designs. Working closely with architecture, RTL, CAD, technology, and product engineering teams, you will help deliver high-quality silicon while... 
    Senior

    AMD

    Santa Clara, CA
    14 hours ago
  • Responsibilities: • Architect, design and implement new features, performance improvements...  ...is a plus. • Proficiency with hardware (RTL) design in Verilog, System Verilog, or VHDL...  ...work well with others and a belief that engineering is a team sport. • Knowledge of at least... 
    Senior

    Baidu

    Sunnyvale, CA
    a month ago
  • $200k - $290k

     ...high-speed inference. About The Role: As a senior front-end design engineer, you will be a key part of the world-class team designing and...  ...Scale Engine (WSE). This role requires deep expertise in RTL design and integration, with a strong focus on delivering high... 
    Senior
    Remote work

    Cerebras Systems

    Sunnyvale, CA
    4 days ago
  •  ...: You will contribute to the ASIC (chip) design for high-performance network chips: AINIC...  ...design, Physical Design teams, and product engineers to achieve first pass silicon success.THE...  ...queue design and implementationFront-end RTL design and integration of high-speed I/O... 
    Senior

    AMD

    Santa Clara, CA
    a month ago
  • $163k - $236k

     ...property (IP) blocks seamlessly into complex silicon designs and multi-component subsystems.Execute production-grade RTL coding, debug intricate function and...  ...alignment across multi-disciplinary and multi-site engineering groups to resolve architectural issues and ensure... 
    Senior
    Worldwide
    Night shift

    Google

    Mountain View, CA
    a month ago
  • $200k - $250k

    Job Title: Principal RTL Design Engineer - PCIe / CXL / High-Speed SoCLocation: Santa Clara, CACompensation: $200K - $250K base DOE plus bonus...  ...Ethernet / UALink, High-Speed SoC DesignPosition OverviewAs a Sr. Staff or Principal RTL Design Engineer, you will join the... 

    CyberCoders

    Santa Clara, CA
    a month ago
  • $163k - $236k

     ...Compute accelerator IPs.Develop implement, and maintain design blocks or components.Develop SystemVerilog RTL to implement logic for ASIC products according to...  ...qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    5 days ago
  •  ...Our client is seeking a dedicated ASIC RTL Design Engineer to join their innovative team. As an ASIC RTL Design Engineer, you will be an integral part of the design and development of cutting-edge System on Chips (SoCs), supporting a dynamic and collaborative environment... 
    Weekly pay
    Temporary work
    Flexible hours

    Manpower Group Inc.

    San Jose, CA
    13 hours ago
  •  ...AMD is shaping the future. Whether you’re designing next-gen processors, enabling AI...  ...Thread ripper™, or EPYC™ CPU? Join AMD’s CPU engineering team and help shape the power management...  ..., from microarchitecture definition and RTL development through silicon bring-up and... 

    AMD

    Santa Clara, CA
    9 days ago
  •  ...ASIC RTL Design Engineer Responsible for microarchitecture and RTL design of high performance data processing chip. Micro-architecture definition, writing micro-architecture specifications. Write high performance and low power Verilog RTL, synthesis and timing closure... 

    InterSources

    Santa Clara, CA
    4 days ago
  •  ...Job Title: RTL Design Engineer Location: San Jose CA - onsite Position: Contract Role Overview: The RTL (Register Transfer Level) Design Engineer translates high-level architectural requirements into digital circuit logic using Hardware Description... 
    Contract work

    Lorven Technologies

    San Jose, CA
    2 days ago
  •  ...RTL Design Engineer We at IBA InfoTech find the Hidden Talent across the globe. We connect caliber candidates with leading companies in contract, contract-to-hire and direct-hire positions in various industries - Oil & Gas, Energy, Telecommunications, Transportation... 
    Contract work

    IBA InfoTech

    Santa Clara, CA
    5 days ago
  • $129.3k - $225.3k

     ...you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. This is an exciting position in the world class Apple mixed-signal silicon design team! This role will build upon your solid... 
    Relocation

    Apple Inc.

    Cupertino, CA
    5 days ago
  • We are looking for an experienced CDC/RDC Engineer to work on advanced SoC designs, focusing on Clock Domain Crossing (CDC) and Reset Domain Crossing (RDC...  ...reset-domain crossing violations . Work closely with RTL, Design, Physical Design, and Verification teams to resolve... 

    7Rays Semiconductors

    San Jose, CA
    2 days ago
  • $2,000 per month

     ...top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure...  ...industry in history. Job Summary As an RTL Engineer at Etched, you will be critical...  ...efficiently. You will develop and implement design verification strategies for both our... 
    Work experience placement
    Work at office
    Relocation package

    Etched.ai, Inc.

    San Jose, CA
    5 days ago
  • We have following urgent role with our DIRECTclient. Title: RTL Design Engineer Location: Santa Clara, CA & Hudson, MA. Duration: 6+ Months Communication techniques (PHY, FFT, Filters, modulations, coding, acquisition) Wireless or wireline modem communications or DSP... 

    Redolent Infotech Pvt. Ltd.

    Santa Clara, CA
    3 days ago
  •  ...Console APUs using a flexible controller design as the base for all our IP. We are looking...  ...experienced, conscientious logic design engineer in the Dram Controller IP at AMD's Santa...  ...design engineer with a strong background in RTL development and a commitment to advancing... 
    Flexible hours

    AMD

    Santa Clara, CA
    3 days ago
  •  ...Job Description Job Description Design Engineer Build the Next Generation of Memory and Storage Technology We are an established and...  ...who are passionate about digital design, SoC architecture, and RTL development. As part of our global engineering organization... 
    Ongoing contract
    Local area
    Work visa

    CyberCoders

    San Jose, CA
    4 days ago
  • $100k

     ...looking for contributors of all seniorities. Tenstorrent is seeking a highly skilled Physical Design Engineer to drive the critical Die-to-Die (D2D) Physical Implementation from RTL to GDSII. This role demands deep expertise in full physical design flow with a specific... 
    Permanent employment
    Full time
    Remote work

    Tenstorrent

    Santa Clara, CA
    19 days ago
  •  ...programmable embedded IP, resulting in final designs that meet product defined power,...  ...and experience collaborating with other engineers located in different sites/timezones. You...  ...failures to determine the root cause; work with RTL and firmware engineers to resolve design... 

    AMD

    San Jose, CA
    a month ago
  •  ...day, innovation at AMD is shaping the future. Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing...  ...Technology team is searching for a passionate and innovative RTL design engineer to develop high-performance, multi-protocol wireline... 

    AMD

    San Jose, CA
    9 days ago
  • $121.9k - $195k

     ...The ideal candidate has a proven track record of delivering high-quality SystemVerilog RTL in advanced process nodes (5nm and below) and possesses a deep understanding of RTL Design, PPA optimization, clock domain crossing (CDC) analysis and Reset Domain crossing (RDC)... 
    Full time
    Local area

    Broadcom

    San Jose, CA
    11 days ago
  •  ...Azure, and Oracle.THE PERSON:We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability to...  ...verification expertise, excels in debugging intricate architecture/RTL issues, and is comfortable leading verification efforts... 
    Senior

    AMD

    Santa Clara, CA
    5 days ago
  •  ...Together, we advance your career. THE ROLE:Join AMD's Silicon Design team to design and develop cutting-edge IPs for next-generation embedded products. As a Senior ASIC Design Engineer, you will own the complete RTL design lifecycle from micro-architecture specification... 

    AMD

    San Jose, CA
    a month ago
  •  ...AMD is shaping the future. Whether you’re designing next-gen processors, enabling AI...  ...productization. You will leverage modern RTL design methodologies, advanced EDA tools...  ...cross-functional teams across multiple engineering disciplines and geographic locations.Communicate... 
    Senior

    AMD

    San Jose, CA
    9 days ago
  • $160k - $220k

     ...future of computing.   About the Role Join our Physical Design(SoC Integration)  team responsible for delivering high-performance SoC designs from RTL to GDS. As a Sr. Staff Physical Design Engineer, you will lead physical implementation efforts for advanced-node... 
    Senior

    SK hynix memory solutions America Inc.

    San Jose, CA
    2 days ago
  •  ...AMD is shaping the future. Whether you’re designing next-gen processors, enabling AI...  ...productization. You will leverage modern RTL design methodologies, advanced EDA tools,...  ...RESPONSIBILITIESCollaborate with architects, hardware engineers, and SW-FW engineers to understand the... 

    AMD

    San Jose, CA
    15 days ago
  • $116k - $198k

     ...to learn, communicate and advance faster than ever.As a Senior Design Engineer at Micron, you will play a pivotal role in highly technical...  ...features.Support the creation of Firmware, schematics and/or RTL blocksDefine best known design and verification practices and... 
    Senior
    Full time
    Local area
    Immediate start

    Micron USA Inc

    San Jose, CA
    5 days ago
  • $116k - $198k

     ...learn, communicate and advance faster than ever. As a Senior Design Engineer at Micron, you will play a pivotal role in highly technical...  ...features. Support the creation of Firmware, schematics and/or RTL blocks Define best known design and verification practices... 
    Senior
    Full time
    Local area
    Immediate start

    Micron Technology

    San Jose, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Sr. RTL Design Engineer. Be the first to apply!