Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

RTL Design Engineer

$129.3k - $225.3k

Apple Inc.

Cupertino, California, United States Hardware At Apple, we work every day to craft products that enrich people's lives. If you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. This is an exciting position in the world class Apple mixed-signal silicon design team! This role will build upon your solid foundation in digital logic circuits while introducing mixed-signal and analog circuit design and features. You will work with a variety of flows fundamental to modern silicon engineering: modeling and integrating high-performance mixed-signal and analog IPs into high-speed digital circuits, ensuring formal equivalence between custom designs and their abstract representations. This is an excellent opportunity to gain valuable experience in software methods and analysis, which are increasingly crucial across the semiconductor industry. As a member of our dynamic team, you will have the exceptional opportunity to help create the next generation of products that will delight and inspire millions of Apple customers every day. You will work to specify, design, verify, and support lab bring‑up of sophisticated digital and mixed-signal circuits with signal processing capabilities. Description In this role, you will be responsible for specifying and/or micro-architecting digital and signal processing blocks in sophisticated mixed-signal circuits. You will be responsible for RTL coding of blocks specified by you or others, including implementation of DSP algorithms. You will also participate in the design verification and bring‑up of such blocks by writing meaningful assertions, debugging code, and otherwise interacting with the design verification team. You will contribute to the lab bring‑up of those circuits by potentially writing test scripts, analyzing lab data, proposing experiments, and validating signal processing performance. Responsibilities RTL Design & Implementation: Develop and optimize RTL code in Verilog/SystemVerilog for mixed-signal digital blocks and signal processing pipelines DSP Algorithm Translation: Collaborate with algorithm engineers to translate DSP concepts (filtering, transforms, modulation, signal analysis) into efficient, high-performance RTL implementations Design Verification: Write comprehensive assertions, unit‑level testbenches, and participate in functional verification using industry‑standard methodologies Integration & Bring‑up: Partner with cross‑functional teams to integrate complex IPs, validate performance in silicon, and support lab characterization Collaborative Problem‑Solving: Work effectively with analog designers, algorithm engineers, verification specialists, and system architects across disciplinary boundaries Minimum Qualifications Bachelors of Science in Electrical Engineering Preferred Qualifications Front‑end tools expertise (Verilog simulators, linters, clock‑domain crossing checkers) Synthesis, static timing analysis, and design‑for‑test (DFT) SystemVerilog assertions, checkers, and advanced verification techniques Scripting languages (Perl, Python) Formal verification and low‑power design methodologies Hardware‑software co‑design and system‑level optimization Hands‑on DSP experience: signal processing concepts, RTL algorithm implementation, hardware optimization techniques (pipelining, parallelization, resource sharing) Intermediate to advanced GenAI proficiency: Using AI tools for SystemVerilog design, validation, optimization, and understanding GenAI capabilities/limitations in hardware design At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $129,300 and $225,300, and your base pay will depend on your skills, qualifications, experience, and location. Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program. Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant. At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong. Learn about accessibility in Apple’s workplace Learn about reasonable accommodations for job applicants Apple accepts applications to this posting on an ongoing basis. #J-18808-Ljbffr Apple Inc.

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the RTL Design Engineer in Cupertino, CA vacancy
  •  ...AMD is shaping the future. Whether you’re designing next-gen processors, enabling AI...  ...microarchitecture and interfaces.Implement RTL in Verilog/SystemVerilog optimized for timing...  ...configuration, and control; partner with firmware engineers to ensure seamless integration.Perform... 
    Suggested

    AMD

    Santa Clara, CA
    1 day ago
  •  ...Console APUs using a flexible controller design as the base for all our IP. We are looking...  ...experienced, conscientious logic design engineer in the Dram Controller IP at AMD's Santa...  ...design engineer with a strong background in RTL development and a commitment to advancing... 
    Suggested
    Flexible hours

    AMD

    Santa Clara, CA
    3 days ago
  • $100k

     ...looking for contributors of all seniorities.Tenstorrent is seeking a highly skilled Physical Design Engineer to drive the critical Die-to-Die (D2D) Physical Implementation from RTL to GDSII. This role demands deep expertise in full physical design flow with a specific... 
    Suggested
    Permanent employment
    Remote work

    Tenstorrent

    Santa Clara, CA
    2 days ago
  • $163k - $236k

     ...create and review management and control subsystem's design microarchitecture specifications.Develop SystemVerilog RTL to implement logic for ASIC products according...  ...qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a... 
    Suggested
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  • $138k - $197k

     ...their own to create and review Compute subsystem's design microarchitecture specifications.Develop SystemVerilog RTL to implement logic for ASIC products according...  ...qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related... 
    Suggested
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  • Responsibilities: • Architect, design and implement new features, performance improvements...  ...is a plus. • Proficiency with hardware (RTL) design in Verilog, System Verilog, or VHDL...  ...work well with others and a belief that engineering is a team sport. • Knowledge of at least... 

    Baidu

    Sunnyvale, CA
    4 days ago
  • $2,000 per month

     ...chain-of-thought reasoning. Responsibilities As an RTL Engineer at Etched, you will be critical in ensuring that our AI chips...  ...operate correctly and efficiently. You will develop and implement design verification strategies for both our existing and upcoming... 
    Work experience placement
    Work at office
    Relocation package

    ETCHED LLC

    Cupertino, CA
    3 days ago
  • $200k - $290k

     ...ultra high-speed inference.About The Role:As a senior front-end design engineer, you will be a key part of the world-class team designing and...  ...Scale Engine (WSE). This role requires deep expertise in RTL design and integration, with a strong focus on delivering high... 
    Remote work

    Cerebras Systems

    Sunnyvale, CA
    14 hours ago
  • We have following urgent role with our DIRECTclient. Title: RTL Design Engineer Location: Santa Clara, CA & Hudson, MA. Duration: 6+ Months Communication techniques (PHY, FFT, Filters, modulations, coding, acquisition) Wireless or wireline modem communications or DSP... 

    Redolent Infotech Pvt. Ltd.

    Santa Clara, CA
    5 days ago
  • $200k - $250k

    Job Title: Principal RTL Design Engineer - PCIe / CXL / High-Speed SoCLocation: Santa Clara, CACompensation: $200K - $250K base DOE plus bonus and RSUs ($300K - $350K+ total comp.)Requirements: RTL Design, Verilog / SystemVerilog, PCIe / CXL / Ethernet / UALink, High-Speed... 

    CyberCoders

    Santa Clara, CA
    2 days ago
  • $138k - $197k

     ...microarchitecture of a small to medium size IP.Perform RTL coding, function/performance simulation...  ...:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science,...  ...architecture.Experience with ASIC design methodologies for clock domain checks, reset... 
    Worldwide
    Night shift

    Google

    Mountain View, CA
    3 days ago
  •  ...programmable embedded IP, resulting in final designs that meet product defined power,...  ...and experience collaborating with other engineers located in different sites/timezones. You...  ...failures to determine the root cause; work with RTL and firmware engineers to resolve design... 

    AMD

    San Jose, CA
    1 day ago
  •  ...day, innovation at AMD is shaping the future. Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing...  ...Technology team is searching for a passionate and innovative RTL design engineer to develop high-performance, multi-protocol wireline... 

    AMD

    San Jose, CA
    1 day ago
  • $163k - $236k

     ...property (IP) blocks seamlessly into complex silicon designs and multi-component subsystems.Execute production-grade RTL coding, debug intricate function and...  ...alignment across multi-disciplinary and multi-site engineering groups to resolve architectural issues and ensure... 
    Worldwide
    Night shift

    Google

    Mountain View, CA
    4 days ago
  •  ...AMD is shaping the future. Whether you’re designing next-gen processors, enabling AI...  ...productization. You will leverage modern RTL design methodologies, advanced EDA tools...  ...cross-functional teams across multiple engineering disciplines and geographic locations.Communicate... 

    AMD

    San Jose, CA
    14 hours ago
  •  ...We are looking for an experienced CDC/RDC Engineer to work on advanced SoC designs, focusing on Clock Domain Crossing (CDC) and Reset Domain Crossing (RDC...  ...reset-domain crossing violations . Work closely with RTL, Design, Physical Design, and Verification teams to resolve... 

    7Rays Semiconductors

    San Jose, CA
    3 days ago
  •  ...RTL Design Engineer Location - Mountain View, CA Duration: Full Time/ Contract Day 1 onsite Description: Responsibilities RTL, Arithmetic CPU, ALU, Design Processer, and resolving system level challenges. Candidate must have excellent Verilog and System... 
    Full time
    Contract work

    Keylent Inc

    Mountain View, CA
    2 days ago
  • $121.9k - $195k

     ...The ideal candidate has a proven track record of delivering high-quality SystemVerilog RTL in advanced process nodes (5nm and below) and possesses a deep understanding of RTL Design, PPA optimization, clock domain crossing (CDC) analysis and Reset Domain crossing (RDC)... 
    Full time
    Local area

    Broadcom

    San Jose, CA
    3 days ago
  • $175k - $280k

     ...SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.SR. RTL DESIGN ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink, the... 
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    4 days ago
  •  ...Together, we advance your career. THE ROLE:Join AMD's Silicon Design team to design and develop cutting-edge IPs for next-generation embedded products. As a Senior ASIC Design Engineer, you will own the complete RTL design lifecycle from micro-architecture specification... 

    AMD

    San Jose, CA
    3 days ago
  •  ...AMD is shaping the future. Whether you’re designing next-gen processors, enabling AI...  ...productization. You will leverage modern RTL design methodologies, advanced EDA tools,...  ...RESPONSIBILITIESCollaborate with architects, hardware engineers, and SW-FW engineers to understand the... 

    AMD

    San Jose, CA
    4 days ago
  • Acceler8 Talent is seeking an experienced RTL Engineer to join a record-breaking startup building a compute platform for AGI. This is a chance...  ..., and PPA closure across milestones (integration freeze, design freeze, tapeout). Work closely with subsystem owners, verification... 

    Acceler8 Talent

    Mountain View, CA
    4 days ago
  •  ...a minimum of 8-15 years of experience. Hands-on knowledge of SystemVerilog and Verilog is mandatory . Solid understanding of ASIC design methodologies, including simulation, verification, synthesis, and timing adjustments. Proven expertise in designing and optimizing... 

    InterSources Inc

    Saratoga, CA
    2 days ago
  •  ...Job Description Job Description Design Engineer Build the Next Generation of Memory and Storage Technology We are an established and...  ...who are passionate about digital design, SoC architecture, and RTL development. As part of our global engineering organization... 
    Ongoing contract
    Local area
    Work visa

    CyberCoders

    San Jose, CA
    1 day ago
  •  ...Job Title: RTL Design Engineer Location: San Jose CA - onsite Position: Contract Role Overview: The RTL (Register Transfer Level) Design Engineer translates high-level architectural requirements into digital circuit logic using Hardware Description... 
    Contract work

    Lorven technologies

    San Jose, CA
    1 day ago
  • $120k - $225k

     ...Job Description Job Description We’re hiring experienced RTL Design Engineers from junior to senior levels to play a key role in designing and implementing the components that will bring our next-generation AI processors to life.   About Us: Mythic is building... 

    Mythic

    Palo Alto, CA
    29 days ago
  •  ...Job Description Job Description Digital Design Engineer focusing on high-performance analog-to-digital and digital-to-analog converters. Job responsibilities include RTL design, verification, behavioral modelling, support and assist with synthesis, timing closure and... 

    Omni Design Technologies

    Milpitas, CA
    3 days ago
  • $100k

     ...contributors of all seniorities.Tenstorrent is seeking a SoC Physical Design Verification Engineer to drive full-chip signoff and ensure manufacturable, high-...  ...using standard industry PV tools, and collaborate across RTL, PD, CAD, and packaging teams to achieve successful... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    2 days ago
  • $105.65k - $149.15k

     ...About Intel & Silicon ChassisIntel is seeking an Entry Level Design Verification Engineer for the Silicon Chassis team. In this role, you will...  ...digital circuits - required; ability to read and reason about RTL is essential• Demonstrated algorithmic thinking and software... 
    Full time
    Work experience placement
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    14 hours ago
  • $100k

     ...contributors of all seniorities.Tenstorrent is looking for a Mid Core Design Verification Engineer to help verify the next generation of high-performance RISC-V CPU cores. You’ll work closely with CPU architects, RTL designers, and software engineers to develop verification... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to RTL Design Engineer. Be the first to apply!