Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Sr. RTL Design Engineer (Silicon Engineering)

$175k - $280k

SpaceX

SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.SR. RTL DESIGN ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink, the world’s most advanced broadband internet system. Starlink is the world’s largest satellite constellation and is providing fast, reliable internet to millions of users worldwide. We design, build, test, and operate all parts of the system – thousands of satellites, consumer receivers that allow users to connect within minutes of unboxing, and the software that brings it all together. We’ve only begun to scratch the surface of Starlink’s potential global impact and are looking for best-in-class engineers to help maximize Starlink’s utility for communities and businesses around the globe. We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world-class cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation). In this role, you will be developing cutting-edge next-generation ASICs for deployment in space and ground infrastructures around the globe. These chips are enabling connectivity in places it has previously not been available, affordable or reliable. Your efforts will help deliver cutting-edge solutions that will expand the performance and capabilities of the Starlink network. RESPONSIBILITIES: Evaluate architectural trade-offs based on features, performance requirements and system limitationsDefine micro-architecture, implement the RTL in Verilog/System Verilog, integrate that in top level and deliver the fully verified, synthesis/timing clean designWork closely with verification team to ensure all aspects of the design are covered and verifiedProvide timing constraint for those IPs and support the physical implementation team (synthesis, timing closure, formality check)Participate in silicon bring-up and validationBASIC QUALIFICATIONS:Bachelor’s degree in electrical engineering, computer engineering, or computer science5+ years of experience in RTL implementationPREFERRED SKILLS AND EXPERIENCE:Ability to solve complex problems including clock domain crossings and power optimizationASIC/SoC system integration experienceExperience with embedded CPU subsystemsExperience with standard bus protocols (e.g. AXI, AHB, etc.)Experience with high speed and low power design techniquesScripting skills (e.g. Python, etc.)Experience with EDA tools such as HDL simulators and HDL Lint toolsTeam-player, can-do attitude and ability to work well in a group environment while still contributing on an individual basisEnjoys being challenged and learning new skillsADDITIONAL REQUIREMENTS:Ability to work extended hours or weekends as needed for mission critical deadlinesCOMPENSATION & BENEFITS: Pay range:ASIC Design Engineer/Senior: $175,000.00 - $280,000.00/per year Your actual level and base salary will be determined on a case-by-case basis and may vary based on the following considerations: job-related knowledge and skills, education, and experience.Base salary is just one part of your total rewards package at SpaceX. You may also be eligible for long-term incentives, in the form of company stock, stock options, or long-term cash awards, as well as potential discretionary bonuses and the ability to purchase additional stock at a discount through an Employee Stock Purchase Plan. You will also receive access to comprehensive medical, vision, and dental coverage, access to a 401(k) retirement plan, short & long-term disability insurance, life insurance, paid parental leave, and various other discounts and perks. You may also accrue 3 weeks of paid vacation & will be eligible for 10 or more paid holidays per year. Exempt employees are eligible for 5 days of sick leave per year.ITAR REQUIREMENTS:To conform to U.S. Government export regulations, applicant must be a (i) U.S. citizen or national, (ii) U.S. lawful, permanent resident (aka green card holder), (iii) Refugee under 8 U.S.C. § 1157, or (iv) Asylee under 8 U.S.C. § 1158, or be eligible to obtain the required authorizations from the U.S. Department of State. Learn more about the ITAR here. SpaceX is an Equal Opportunity Employer; employment with SpaceX is governed on the basis of merit, competence and qualifications and will not be influenced in any manner by race, color, religion, gender, national origin/ethnicity, veteran status, disability status, age, sexual orientation, gender identity, marital status, mental or physical disability or any other legally protected status.Applicants wishing to view a copy of SpaceX’s Affirmative Action Plan for veterans and individuals with disabilities, or applicants requiring reasonable accommodation to the application/interview process should reach out to View email address on click.appcast.io.

Vacancy posted 5 hours ago
Similar jobs that could be interesting for youBased on the Sr. RTL Design Engineer (Silicon Engineering) in Palo Alto, CA vacancy
  • $175k - $280k

     ...with the ultimate goal of enabling human life on Mars.SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience...  ...develop timing, power and area design targets, and explore RTL/design tradeoffsResolve design/timing/congestion and... 
    Senior
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    1 day ago
  • $163k - $237k

     ...environments for digital logic at RTL using SystemVerilog and...  ...Bachelor's degree in Electrical Engineering, Computer Engineering,...  ...subsystems.Experience working with design verification (DV) testbenches...  ..., developing custom silicon solutions that power the future... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    2 days ago
  • $163k - $236k

     ...ownership of quality from HLS code to generated RTL.Design and maintain advanced environments,...  ...for verifiability and mentor junior engineers on the nuances of HLS verification.Minimum...  ...pushes boundaries, developing custom silicon solutions that power the future of Google... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    5 hours ago
  • $175k - $280k

     ...actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.SR. ASIC DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink,... 
    Senior
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    4 days ago
  • $119.8k - $234.7k

     ...Hardware EngineeringDiscipline: Silicon EngineeringCompany:...  ...Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft...  ...within SCHIE is responsible for design, development, manufacturing...  ...additional custom FPGA RTL for protocol interfaces and feature... 
    Senior
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Mountain View, CA
    4 days ago
  • SpaceX is seeking a Senior RTL Design Engineer (Silicon Engineering) in California to develop next‑gen ASICs for Starlink and space networks. You will define architecture, write RTL in Verilog/SystemVerilog, and work with verification and physical teams to deliver timing... 
    Senior

    SpaceX

    Palo Alto, CA
    9 hours ago
  • $138k - $197k

     ...small to medium size IP.Perform RTL coding, function/performance...  ...'s degree in Electrical Engineering, Computer Engineering, Computer...  ...architecture.Experience with ASIC design methodologies for clock...  ...boundaries, developing custom silicon solutions that power the future... 
    Worldwide
    Night shift

    Google

    Mountain View, CA
    3 days ago
  • $163k - $237k

    Verify designs using verification techniques and methodologies.Work cross-functionally to debug failures...  ...and performance validation for both pre-silicon.Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    2 days ago
  •  ...high-performance computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI breakthroughs, or...  ...forward.Job Role and Responsibility: AMD, Inc., is hiring Sr. Manager Silicon Design Engineering to Develop and establish timing closure methodologies... 
    Senior
    Full time
    Remote work

    AMD

    Santa Clara, CA
    2 days ago
  • Google in Mountain View, CA is seeking a Mid-level RTL Design Engineer to drive micro-architecture definition and IP integration for an ASIC...  ...and contribute to synthesis, timing, and power closure for silicon bring-up. The role requires 5+ years in RTL design, IP integration... 

    Google

    Mountain View, CA
    2 days ago
  • $150k - $223k

    RTL Design Engineer, Silicon Mountain View, CA, USA Mid Experience driving progress, solving problems, and mentoring more junior team members; deeper expertise and applied knowledge within relevant area. Minimum qualifications: Bachelor's degree in Electrical Engineering... 
    Full time
    Worldwide
    Night shift

    Google

    Mountain View, CA
    3 days ago
  • $200k - $250k

    Job Title: Principal RTL Design Engineer - PCIe / CXL / High-Speed SoCLocation: Santa Clara, CACompensation...  ...-Speed SoC DesignPosition OverviewAs a Sr. Staff or Principal RTL Design Engineer...  ...to the development of advanced silicon solutions for next-generation data... 

    CyberCoders

    Santa Clara, CA
    3 days ago
  • Google in Mountain View, CA is seeking a hardware design engineer to develop custom silicon solutions powering consumer products. You will contribute to RTL design, power optimization, and performance improvements across complex digital blocks. You'll collaborate with... 

    Socket.dev

    Mountain View, CA
    3 days ago
  • $163k - $236k

     ...Machine Learning IPs for Google Silicon SoCs.Define microarchitecture...  ...Subsystem Development.Drive RTL development, debug functional...  ...'s degree in Electrical Engineering, Computer Engineering, Computer...  ...years of experience with RTL design using Verilog/System Verilog... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    2 days ago
  • $164k - $185k

     ...’s first 3D-stacked photonics engine, Passage™, capable of connecting...  ...of computing with light! As a Design for Test Engineer you will...  ...scripting, timing closure, post-silicon planning and bring up, and bringing...  ...and boundary scan Work with RTL designers to define front-end... 
    Senior
    Full time
    Temporary work
    Flexible hours

    Socket.dev

    Mountain View, CA
    3 days ago
  • $163k - $237k

     ...developing CPU cache subsystems, focusing on RTL design and microarchitecture for future CPU...  ...:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science...  ...that pushes boundaries, developing custom silicon solutions that power the future of Google... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    4 days ago
  • $119.8k - $234.7k

     ...Hardware EngineeringDiscipline: Silicon EngineeringCompany:...  ...Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft...  ...We are looking for a Senior Design Engineer to work in the dynamic...  ..., Register Transfer Level (RTL) design, synthesis/Lint/CDC/FEV... 
    Senior
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Mountain View, CA
    3 days ago
  • A leading technology company in Mountain View is seeking Haskell engineers to design high-performance silicon for GenAI applications. The role involves building production hardware and developing Bluespec libraries. Ideal candidates will have strong Haskell skills, and... 
    Remote job
    Flexible hours

    MatX

    Mountain View, CA
    2 days ago
  • $120k - $275k

     ...developing vertically integrated full-stack solutions from silicon to systems including hardware and software to train and...  ...largest ML workloads for AGI. MatX is seeking a Silicon Design-For-Test (DFT) engineer to join our team as we create best-in-class silicon for high... 
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    4 days ago
  • AMD, Inc. in Santa Clara, CA, is hiring SMTS Silicon Design Engineer to research, design, develop, and test ASIC components and systems. You will lead architecture, logic design, verification, and documentation for advanced ASIC projects. Collaborate with cross-functional... 
    Senior

    AMD

    Santa Clara, CA
    9 hours ago
  • $250k - $300k

     ...speed inference.Key ResponsibilitiesWork with architects, designers, post silicon and software engineers to ensure a high-quality design that works first...  ...Collaborate with cross-functional teams including architecture, RTL design, physical design, firmware, and validation.... 
    Senior

    Cerebras Systems

    Sunnyvale, CA
    4 days ago
  • $139.9k - $274.8k

    A leading technology company is seeking a Principal Design Engineer to join the AI Silicon Engineering team. This role focuses on the design and development of high-performance digital logic for cloud infrastructure. Candidates must have a strong background in digital... 

    Microsoft

    Mountain View, CA
    2 days ago
  • AMD, in Santa Clara, CA, is seeking a Silicon Design Engineer to research, design, develop, and test electronic components and systems for semiconductor manufacturing. The role involves architecture and RTL design, system simulation, and documentation for ASIC development... 

    AMD

    Santa Clara, CA
    9 hours ago
  • $156k - $229k

     ...Bachelor's degree in Electrical Engineering, Computer Engineering,...  ...years of experience in ASIC design, including one project focused...  ...logic. Experience debugging RTL using Verdi/VCS and automating...  ...from RTL development through silicon bring-up. About the job In this... 
    Full time
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  •  .... Job Role and Responsibility AMD, Inc. is hiring a Senior Silicon Design Engineer to research, design, develop, and/or test electronic components...  ...). Logic and circuit design. CMOS transistor design. RTL design and coding. Verilog, System Verilog, or VHDL. C, C++... 
    Senior
    Internship

    AMD

    Santa Clara, CA
    9 hours ago
  • $146.72k - $190.1k

    Company: Qualcomm Atheros, Inc. Job Area: Engineering Group, Engineering Group > ASICS Engineering General Summary: This individual...  ...-defined responsibility for the digital architecture, design, Verilog RTL coding, implementation, and verification of next generation... 
    Senior

    Qualcomm

    Santa Clara, CA
    2 days ago
  • $167k - $275k

     ...providing a unique combination of design, development, and fabrication...  ...leadership for a team of digital design engineers, driving architecture implementation, RTL development, integration,...  ...closure support, and successful silicon execution. The individual will collaborate... 
    Senior
    Full time
    Local area

    Globalfoundries

    Santa Clara, CA
    1 day ago
  • $120k - $225k

     ...Job Description Job Description We’re hiring experienced RTL Design Engineers to play a key role in designing and implementing the...  ...transforming our custom digital dataflow architecture into working silicon. This architecture incorporates a novel scheduling subsystem... 
    Senior
    Night shift

    Mythic

    Palo Alto, CA
    11 days ago
  • MatX Inc. is building cutting-edge silicon for high-performance GenAI. We seek a Physical Design CAD Engineer to own and evolve the CAD flow from RTL to GDSII, delivering performant and correct silicon across compute, memory, and interconnect. The role is hybrid, requiring... 
    Senior
    Work at office

    MatX Inc.

    Mountain View, CA
    2 days ago
  •  ...verification libraries like UVM 10+ years of ASIC design verification experience Experience /...  ...Collaborate with architects, hardware engineers, and firmware engineers to understand the...  ...Proficient in debugging firmware and RTL code using simulation tools KEY RESPONSIBILITIES... 
    Senior

    Infobahn Softworld Inc

    Santa Clara, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Sr. RTL Design Engineer (Silicon Engineering). Be the first to apply!