Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Sr Mgr/Dep Director ASIC Digital Design IP ENGINEERING

$167k - $275k

GLOBALFOUNDRIES

About GlobalFoundries: GlobalFoundries is a leading full-service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world’s most inspired technology companies. With a global manufacturing footprint spanning three continents, GlobalFoundries makes possible the technologies and systems that transform industries and give customers the power to shape their markets. For more information, visit of Role: The Senior Manager / Deputy Director, Processor Design, is responsible for leading the design and delivery of next-generation processor and SoC IP solutions. This role provides technical and organizational leadership for a team of digital design engineers, driving architecture implementation, RTL development, integration, verification closure support, and successful silicon execution. The individual will collaborate closely with architecture, verification, physical design, DFT, firmware, software, and program management teams to achieve quality, schedule, power, performance, and area (PPA) targets.Essential ​Responsibilities:Technical LeadershipLead the end-to-end development of processor cores, subsystems, from architectural specification through tapeout.Drive microarchitecture definition and RTL implementation for high-performance and low-power processor designs.Review design specifications, RTL quality, synthesis results, timing closure strategies, and integration readiness.Ensure design compliance with functional, performance, power, reliability, and security requirements.Guide architectural tradeoff analysis and performance optimization activities.Establish and enforce design methodologies, coding guidelines, and best practices.Program ExecutionDevelop project plans, resource allocation strategies, and execution schedules.Track design milestones, identify risks, and implement mitigation plans.Drive design reviews, signoff readiness, and cross-functional execution alignment.Ensure successful delivery of processor IP and SoC projects within schedule and quality targets.Coordinate with global engineering teams and external partners where applicable.Team Leadership & People ManagementBuild, mentor, and lead a high-performing processor design team.Define career development plans and coaching programs for engineers.Recruit and retain top engineering talent.Conduct performance discussions and support succession planning.Foster a culture of technical excellence, innovation, collaboration, and accountability.Other Responsibilities: Perform all activities in a safe and responsible manner and support all Environmental, Health, Safety & Security requirements and programs. Required Qualifications:Bachelor's or master's degree in Electronics Engineering, Computer Engineering, Electrical Engineering, or related field.Minimum of 12+ years (Senior Manager) of experience in digital IC/SoC/processor design.Strong expertise in:Microarchitecture developmentRTL design (Verilog/SystemVerilog)Processor pipelines and memory subsystemsSoC integrationASIC design flowSynthesis and timing analysisProven track record of successful silicon delivery.Experience leading medium to large engineering teams.Strong understanding of PPA optimization techniques.Excellent communication, leadership, and stakeholder management skills.Preferred QualificationsMaster's degree or PhD in Electrical Engineering, Computer Engineering, or Computer ScienceExperience with RISC-V, MIPS, ARM, ARC, or custom processor architectures.Experience with advanced technology nodes (7nm, 5nm, 3nm, and beyond).Expertise in multicore processors, AI accelerators, or high-performance computing architectures.Experience leading geographically distributed teams.Strong written & verbal communication skills.Strong planning & Organizational skills.Expected Salary Range$167,000.00 - $275,000.00The exact Salary will be determined based on qualifications, experience and location.If you need a reasonable accommodation for any part of the employment process, please contact us by email at View email address on click.appcast.io and let us know the nature of your request and your contact information. Requests for accommodation will be considered on a case-by-case basis. Please note that only inquiries concerning a request for reasonable accommodation will be responded to from this email address. An offer with GlobalFoundries is conditioned upon the successful completion of pre-employment conditions, as applicable, and subject to applicable laws and regulations. GlobalFoundries is fully committed to equal opportunity in the workplace and believes that cultural diversity within the company enhances its business potential. GlobalFoundries goal of excellence in business necessitates the attraction and retention of highly qualified people. Artificial barriers and stereotypic biases detract from this objective and may be illegally discriminatory. All policies and processes which pertain to employees including recruitment, selection, training, utilization, promotion, compensation, benefits, extracurricular programs, and termination are created and implemented without regard to age, ethnicity, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, sexual orientation, gender identity or expression, veteran status, or any other characteristic or category specified by local, state or federal law SummaryLocation: Santa ClaraType: Full time

Vacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the Sr Mgr/Dep Director ASIC Digital Design IP ENGINEERING in Santa Clara, CA vacancy
  • $136k - $218.5k

    The clocks group is looking for a top-notch ASIC engineer to join the team. The Team is responsible for crafting all aspects of GPU and CPU clocking. The team collaborates with the front design team to understand the clocking requirements for the chip. The clocks team interacts... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    23 hours ago
  •  ...your career. THE ROLE: You will contribute to the ASIC (chip) design for high-performance network chips: AINIC and...  ...team, you will work closely with the architecture, IP design, Physical Design teams, and product engineers to achieve first pass silicon success.THE PERSON... 
    Senior

    AMD

    Santa Clara, CA
    1 day ago
  • $150.4k - $277.6k

     ...Technologies group, you’ll help design our next-generation, high-...  ...at the center of the Pixel IP design effort to capture and...  ...quickly. Description As an ASIC Design Engineer in the Pixel IP design team,...  ...integration specifications. Designing digital hardware by writing high-... 
    Suggested
    Relocation

    Apple Inc.

    Sunnyvale, CA
    2 days ago
  • Apple is seeking an ASIC Design Engineer in the Pixel IP design team to deliver high-performance, low-power pixel processing engines for next-generation SoCs. In this front-end role you will write micro-architectural specs and RTL, collaborate with architecture, design... 
    Suggested
    Relocation package

    Apple Inc.

    Sunnyvale, CA
    2 days ago
  • $150k - $250k

    Job Title: Senior ASIC Design EngineerJob Location: Santa Clara, CA or Boston, MACompensation:...  ...seeking a highly skilled Senior ASIC Design Engineer to lead the design and development of...  ...and compliance with standards.Engage in IP design and integration, focusing on Ethernet... 
    Senior

    CyberCoders

    Santa Clara, CA
    3 days ago
  • $168k - $264.5k

    We are now looking for a Senior ASIC Design Engineer.NVIDIA is seeking ASIC Design Engineers to implement...  ...your tasks.Work on a broad list of IPs such as GPU's work scheduler, time...  ...synthesis and timing analysis.Exposure to Digital systems and VLSI design, Computer Architecture... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    23 hours ago
  • $168k - $264.5k

    We are now looking for a Senior ASIC Design Engineer - DFX!NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU...  ...architecture, design, implementation, and verification of DFT IPs for our next-generation SoC products. You’ll help drive... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $136k - $218.5k

    NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for...  ...Group to develop various innovative IPs for hardware security, clocking,...  ...behavioral real number modeling of low level digital or mixed signal designs.Strong... 
    Senior
    Full time
    Work experience placement
    Remote work

    Nvidia

    Santa Clara, CA
    4 days ago
  • $165k - $241.4k

     ...silicon team provides a unique experience for ASIC engineers by combining the resources offered by a...  ....Your Impact Participate in the ASIC design verification for Cisco high-end...  ...technology work together across the physical and digital worlds. These solutions provide... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago
  • Google in Mountain View, CA is seeking a Mid-level RTL Design Engineer to drive micro-architecture definition and IP integration for an ASIC/subsystem. You will code in RTL languages, perform complex simulations, and contribute to synthesis, timing, and power closure for... 

    Google

    Mountain View, CA
    3 days ago
  • $163k - $236k

     ...the verification of complex digital design blocks by understanding the design...  ...and interacting with design engineers to identify important...  ...using SystemVerilog/UVM for ASICs.Preferred qualifications:Master...  ...cycles and verifying interconnect IPs.In this role, you’ll work to... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    18 hours ago
  • $183k - $247.6k

    Annapurna Labs designs silicon and software that accelerates innovation. Customers choose...  ...technologies. We’re looking for an ASIC Design Eengineer to help us trail-blaze...  ...that help our team members develop your engineering expertise so you feel empowered to take... 
    Senior
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    23 hours ago
  • $116k - $189.75k

     ...dedication to excellence guide us. As an ASIC Design Engineer, you will build powerful SoC and GPU...  ...RTL builds.Working on a diverse list of IPs, including GPU's time distribution system...  ...power, and timing analysis.Exposure to Digital systems and VLSI design, Computer... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    23 hours ago
  • $167k - $275k

     ...service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world...  .... For more information, visit Summary of Role: The PMTS Digital Design Engineer will lead the architecture implementation,... 
    Full time
    Local area

    Globalfoundries

    Santa Clara, CA
    3 days ago
  •  ...Together, we advance your career. THE ROLE: AMD is looking for an ASIC Design STA engineer to contribute to the development of large SoCs, featuring...  ...on experience in building the timing constraints for IPs, blocks and Full-chip implementation in both flat/hierarchical... 

    AMD

    San Jose, CA
    3 days ago
  • $136k - $218.5k

     ...of our CPU Cache Coherent Interconnects Design Team, you will be responsible for the physical...  ...to see:Master’s Degree in Electrical Engineering, Computer Engineering or Computer Science...  ...preferred as is a deep understanding of ASIC design flow including RTL design and verification... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $196k - $310.5k

    We are now looking for a Senior ASIC Floorplan Design Engineer!NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement the world’s leading SoC's and GPU's. This position offers you a unique opportunity to craft and to influence the design and development... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

     ...world. This is our life’s work, to amplify human inventiveness and intelligence.We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team. If you want to challenge yourself and be a part of something great,... 
    Senior
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    1 day ago
  • $168k - $264.5k

    NVIDIA is seeking ASIC Design Engineers with experience in agentic AI to help design and implement the world's leading SoC's and GPU's. As part...  ..., logic synthesis and timing analysis.Exposure to Digital systems and VLSI design, Computer Architecture, and Computer... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    2 days ago
  • $167.7k - $245.2k

     ...Because full product development—from design to qualification to production—is...  .... Join us to power the future of the digital world.Your ImpactAuthor design specifications...  ...’s degree in Electrical or Computer engineering and 7+ years of ASIC Design related experience, or Master’... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    18 hours ago
  • $175k - $280k

     ..., with the ultimate goal of enabling human life on Mars.SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience...  ...FinFET and CMOS solid state physicsKnowledge of CMOS digital design principles, basic standard cells their... 
    Senior
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    2 days ago
  • $140k - $229.8k

     ...Technologies, Inc.Job Area:Engineering Group, Engineering Group > ASICS EngineeringGeneral...  ...and is seeking Hardware Design engineers with solid ASIC...  ...Microarchitecture, Design, Validation, IP development, Synthesis,...  ...of analog and digital IP, implementation techniques... 
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    23 hours ago
  •  ...Our client is seeking a dedicated ASIC RTL Design Engineer to join their innovative team. As an ASIC...  ...and performance. Work with industry IPs such as ARM cores, Ethernet, DDR, DMA,...  ...impactful projects that shape the future of digital technology. Upon completion of... 
    Weekly pay
    Temporary work
    Flexible hours

    Manpower Group Inc.

    San Jose, CA
    23 hours ago
  • AMD, Inc. in Santa Clara, CA, is hiring SMTS Silicon Design Engineer to research, design, develop, and test ASIC components and systems. You will lead architecture, logic design, verification, and documentation for advanced ASIC projects. Collaborate with cross-functional... 
    Senior

    AMD

    Santa Clara, CA
    1 day ago
  • A leading technology company based in Santa Clara, California is looking for an experienced ASIC Design Engineer to join their Integrated Wireless Technology team. As a key contributor, you will develop micro-architecture specifications and design low-power solutions within... 
    Senior

    Qualcomm

    Santa Clara, CA
    4 days ago
  • Advanced Micro Devices, Inc. in Santa Clara, CA is seeking an SMTS Silicon Design Engineer to research, design, develop, and test ASIC components and systems for semiconductor manufacturing. Lead architecture and logic design, perform timing analysis, verification, and... 
    Senior

    Advanced Micro Devices, Inc.

    Santa Clara, CA
    1 day ago
  • Intel's HIPD team seeks a senior Logic design engineer for UCIE PHY IP in datacenter/server designs. You will develop RTL, define architecture features, and ensure design quality from RTL to timing convergence. The role requires strong SystemVerilog expertise, collaboration... 
    Senior

    Intel

    Santa Clara, CA
    4 days ago
  •  ...THE PERSON:We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership...  ...closure on complex, high‑performance ASIC designs.The ideal candidate brings...  ...comfortable leading verification efforts across IP, subsystem, and SoC levels.You will... 
    Senior

    AMD

    Santa Clara, CA
    23 hours ago
  • SPACE EXPLORATION TECHNOLOGIES CORP is looking for a motivated SR. RTL DESIGN ENGINEER in Sunnyvale, CA to develop cutting-edge ASICs for Starlink. This role includes responsibilities in evaluating design architectures, implementing RTL in Verilog/System Verilog, and collaborating... 
    Senior

    SPACE EXPLORATION TECHNOLOGIES CORP

    Sunnyvale, CA
    4 days ago
  • $175k - $280k

     ..., with the ultimate goal of enabling human life on Mars.SR. ASIC DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience...  ...the Starlink network. RESPONSIBILITIES: Responsible for digital ASIC verification at block and system levelWrite and... 
    Senior
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    23 hours ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Sr Mgr/Dep Director ASIC Digital Design IP ENGINEERING. Be the first to apply!