Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)

$175k - $280k

SpaceX

SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink, the world’s most advanced broadband internet system. Starlink is the world’s largest satellite constellation and is providing fast, reliable internet to millions of users worldwide. We design, build, test, and operate all parts of the system – thousands of satellites, consumer receivers that allow users to connect within minutes of unboxing, and the software that brings it all together. We’ve only begun to scratch the surface of Starlink’s potential global impact and are looking for best-in-class engineers to help maximize Starlink’s utility for communities and businesses around the globe. We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world-class cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation). In this role, you will be developing cutting-edge next-generation silicon for deployment in space and ground infrastructures around the globe. These chips are enabling connectivity in places it has previously not been available, affordable or reliable. Your efforts will help deliver cutting-edge solutions that will expand the performance and capabilities of the Starlink network. RESPONSIBILITIES: Perform partition synthesis and physical implementation steps (e.g. synthesis, floorplanning, power/ground grid generation, place and route, timing, noise, physical verification, electromigration, voltage drop, logic equivalency and other signoff checks)Develop/improve physical design methodologies and automation scripts for various implementation stepsClosely collaborate with the ASIC design team to drive architectural feasibility studies, develop timing, power and area design targets, and explore RTL/design tradeoffsResolve design/timing/congestion and flow issues, identify potential solutions and drive executionRun, debug, and fix signoff closure issues in static timing analysis (STA), noise, logic equivalency, physical verification, electromigration and voltage dropBASIC QUALIFICATIONS:Bachelor’s degree in electrical engineering, computer engineering or computer science5+ years of ASIC and/or physical design flow development experience in industryPREFERRED SKILLS AND EXPERIENCE:Strong experience in ASIC/SOC RTL2GDSII physical design and signoff flowsStrong experience with industry standard EDA tools including understanding of their capabilities and underlying algorithmsKnowledge of deep sub-micron FinFET and CMOS solid state physicsKnowledge of CMOS digital design principles, basic standard cells their functionality, standard cell librariesUnderstanding of CMOS power dissipation in deep submicron processes leakage/dynamicFamiliar with CMOS analog circuit and physical designKnowledge of DFT/Scan/MBIST/LBIST and understanding of their impact on physical design flowsGood scripting skills (csh/bash, Perl, Python, TCL, Makefile etc.)Self-driven individual with a can-do attitude, willing to learn, and an ability to work in a dynamic group environmentADDITIONAL REQUIREMENTS: Ability to work extended hours and weekends as needed to meet critical project milestones COMPENSATION AND BENEFITS:Pay range: Physical Design Engineer/Senior: $175,000.00 - $280,000.00/per year Your actual level and base salary will be determined on a case-by-case basis and may vary based on the following considerations: job-related knowledge and skills, education, and experience.Base salary is just one part of your total rewards package at SpaceX. You may also be eligible for long-term incentives, in the form of company stock, stock options, or long-term cash awards, as well as potential discretionary bonuses and the ability to purchase additional stock at a discount through an Employee Stock Purchase Plan. You will also receive access to comprehensive medical, vision, and dental coverage, access to a 401(k) retirement plan, short & long-term disability insurance, life insurance, paid parental leave, and various other discounts and perks. You may also accrue 3 weeks of paid vacation & will be eligible for 10 or more paid holidays per year. Exempt employees are eligible for 5 days of sick leave per year.ITAR REQUIREMENTS:To conform to U.S. Government export regulations, applicant must be a (i) U.S. citizen or national, (ii) U.S. lawful, permanent resident (aka green card holder), (iii) Refugee under 8 U.S.C. § 1157, or (iv) Asylee under 8 U.S.C. § 1158, or be eligible to obtain the required authorizations from the U.S. Department of State. Learn more about the ITAR here. SpaceX is an Equal Opportunity Employer; employment with SpaceX is governed on the basis of merit, competence and qualifications and will not be influenced in any manner by race, color, religion, gender, national origin/ethnicity, veteran status, disability status, age, sexual orientation, gender identity, marital status, mental or physical disability or any other legally protected status.Applicants wishing to view a copy of SpaceX’s Affirmative Action Plan for veterans and individuals with disabilities, or applicants requiring reasonable accommodation to the application/interview process should reach out to View email address on click.appcast.io.

Vacancy posted 17 hours ago
Similar jobs that could be interesting for youBased on the Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering) in Palo Alto, CA vacancy
  • $120k - $250k

     ...models run as efficiently as allowed by physics, bringing the world years ahead in AI...  ...and availability. MatX is seeking silicon physical design engineers to join our team as we create best-in...  ...equivalentMinimum 8 years of industry experience in ASIC Physical DesignGreat interpersonal... 
    Suggested
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    3 days ago
  • $175k - $280k

     ...with the ultimate goal of enabling human life on Mars.SR. ASIC DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience...  ..., gender identity, marital status, mental or physical disability or any other legally protected status.Applicants... 
    Senior
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    3 days ago
  • $163k - $237k

     ...testplans and coverage models designed to track, manage, and close...  ...guide junior verification engineers on design verification (DV)...  ...performance verification of SOCs, pre-silicon analysis and post-silicon correlation...  ...integration.As an Senior ASIC Design Verification Engineer... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    1 day ago
  • $175k - $280k

     ...enabling human life on Mars. SR. RTL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we’...  ..., product engineering, ASIC implementation). In this role...  ...those IPs and support the physical implementation team (synthesis...  ...power optimization ASIC/SoC system integration experience... 
    Senior
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    4 days ago
  •  ...AI. Whether you’re designing next-gen processors,...  ...AMD, Inc., is hiring Sr. Manager Silicon Design Engineering to Develop and establish...  ...and strategies for SoC and IP blocks to...  ...knowledge and experience in physical design and full-chip...  ...submicron digital ASICs;ASIC design tools,... 
    Senior
    Full time
    Remote work

    AMD

    Santa Clara, CA
    1 day ago
  • $142.8k - $274.8k

     ...EngineeringDiscipline: Silicon EngineeringCompany:...  ...Hardware, and Infrastructure Engineering (SCHIE) is the team...  ...for a Principal Physical Design Engineer to join the team...  ...sub system / sub-chip / SoC level. Experience in tapeouts of complex ASICs in leading edge... 
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Mountain View, CA
    2 days ago
  • $175k - $280k

     ...enabling human life on Mars.SR. ASIC DFT ENGINEER (SILICON ENGINEERING)At SpaceX we’re...  ...of users worldwide. We design, build, test, and operate all...  ...engineering, computer engineering, physics, or related engineering...  ...optimization on complex SoCs or ASICsHands-on experience... 
    Senior
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    1 day ago
  • $167k - $275k

     ...unique combination of design, development, and fabrication...  ...processor and SoC IP solutions. This role...  ...team of digital design engineers, driving architecture implementation...  ..., and successful silicon execution. The...  ...architecture, verification, physical design, DFT, firmware,... 
    Senior
    Full time
    Local area

    Globalfoundries

    Santa Clara, CA
    22 hours ago
  • $200k - $300k

    Job Title: Lead SoC Design Engineer - Edge AI, High-Performance ASICJob Location...  ...are building the optimized silicon foundation for our software...  ...and partner with a Tier-1 ASIC design house through the process...  ...design can be taken through physical design to meet frequency and... 

    CyberCoders

    Los Altos, CA
    3 days ago
  • $200k - $250k

     ...Title: Principal RTL Design Engineer - PCIe / CXL / High...  ...UALink, High-Speed SoC DesignPosition OverviewAs a Sr. Staff or Principal...  ...of advanced silicon solutions for next-...  ...of high-performance ASICs that power industry...  ...consistently met.Partner with physical design teams to... 

    CyberCoders

    Santa Clara, CA
    2 days ago
  • $116k - $166k

    Participate in the Physical Design (PD) of blocks for complex...  ..., and documentation of silicon deliverables for the purpose...  ...s degree in Electrical Engineering, Computer Engineering,...  ...place and route for SoC or with multiple-cycles of SoC in ASIC design.Experience working... 
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $183k - $247.6k

    Annapurna Labs designs silicon and software that accelerates innovation. Customers choose...  ...customers change the world.Custom SoCs (System on Chip) live at the heart of...  ...technologies. We’re looking for an ASIC Physical Design Engineer to help us trail-blaze new technologies... 
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    2 days ago
  •  ...and AI. Whether you’re designing next-gen processors,...  ...AMD, Inc. is hiring Sr. Silicon Design Engineer to Research, design,...  ...or documentation for ASIC development. Determine...  ...Logic and circuit design;SoC or system...  ...condition, mental or physical disability, national... 
    Senior
    Internship

    AMD

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

     ...and intelligence.We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team. If you...  ...physical design of high-frequency and low-power CPUs, GPUs, SoCs at block level, cluster level, and/or full chip level,... 
    Senior
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    4 days ago
  • $163k - $237k

    Participate in the Physical Design of complex blocks.Contribute to the design...  ...'s degree in Electrical Engineering, Computer Engineering,...  ...boundaries, developing custom silicon solutions that power the future...  ...AI/ML-driven systems. As an ASIC Physical Design Engineer, you... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    22 hours ago
  • $119.8k - $234.7k

     ...EngineeringDiscipline: Silicon EngineeringCompany...  ...Infrastructure Engineering (SCHIE) is the...  ...looking for a Senior Design Engineer to work...  ...start-of-the-art AI SoCs. The tasks will...  ...verification, and physical design, ensuring that...  ...Circuits (ASIC)/SOC designs.4+ years... 
    Senior
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Mountain View, CA
    2 days ago
  • $100k

     ...seniorities.Tenstorrent is seeking talented Physical Design Engineers to implement high-performance blocks...  ...If you're passionate about crafting silicon that powers the future of AI...  ...hands-on engineer with deep expertise in SOC/ASIC physical design and a track record of... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    3 days ago
  • $142.8k - $274.8k

     ...EngineeringDiscipline: Silicon EngineeringCompany: MicrosoftOverviewMicrosoft...  ..., and Infrastructure Engineering (SCHIE) is the team...  ...is responsible for design, development,...  ...at the subsystem and SoC levels, including bare-...  ..., national origin, physical or mental disability, political... 
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Mountain View, CA
    3 days ago
  • $163k - $237k

     ...complete verification closure for ASICs or FPGAs.Utilize scripting...  ...'s degree in Electrical Engineering, Computer Engineering, Computer...  ...subsystems.Experience working with design verification (DV) testbenches...  ..., developing custom silicon solutions that power the future... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    1 day ago
  • $163k - $236k

     ...from HLS code to generated RTL.Design and maintain advanced...  ...verifiability and mentor junior engineers on the nuances of HLS verification...  ..., developing custom silicon solutions that power the future...  ...correctness of custom video codec ASICs for YouTube by managing a specialized... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    3 days ago
  • $136k - $218.5k

    NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world's leading GPUs and SoCs. This position offers you an outstanding...  ...security, clocking, voltage regulation and silicon correlation.Own the unit and sub-system... 
    Senior
    Full time
    Work experience placement
    Remote work

    Nvidia

    Santa Clara, CA
    2 days ago
  • $164.47k - $269.1k

     ...Description: About the RoleAs a Senior SoC Design Verification Engineer, you will lead verification efforts...  ...security, and performance of Intel silicon products.In this highly visible role...  ...developers, post-silicon teams, and physical design teams to enhance verification... 
    Senior
    Full time
    Local area
    Immediate start
    Worldwide
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  • $256.05k - $361.48k

     ...products and delighting our customers.The Physical Design Integration Engineer performs physical design...  ...ResponsibilitiesThe team is responsible for all SoC level physical design and...  ...performanceExperience in: Logic Design, VLSI/ASIC Design, Computer ArchitectureCurrent... 
    Senior
    Full time
    Work experience placement
    Local area
    Immediate start
    Flexible hours
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  • $120k - $275k

     ...-stack solutions from silicon to systems including hardware...  ...micro-architects and design engineers to join our team as we...  ...for AI accelerator SoCs.Build and calibrate...  ...improvements.Work with physical design teams to...  ...accelerator, GPU, networking ASIC, or high-performance... 
    Senior
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    22 hours ago
  • $251k - $310k

     ...high-performance custom silicon; we develop system-...  ...teammates to ensure we design and optimize hardware and...  ...you will report to an Engineering Director. You will:...  ...generation autonomous vehicle SoCs, translating system-...  ...industry experience in ASIC/SoC digital design, microarchitecture... 
    Full time
    Remote work
    Night shift

    Waymo

    Mountain View, CA
    5 days ago
  • $220.92k - $311.89k

     ...highly experienced a Director, SoC Design Engineering, to lead the functional...  ...methodologies that ensure first-pass silicon success. As a trusted domain...  ...and methodologies), Custom ASIC (leveraging existing IP for...  ...origin, ancestry, age, physical or mental disability, medical... 
    Full time
    Work experience placement
    Local area
    Immediate start
    Worldwide
    Shift work
    Night shift

    Intel

    Santa Clara, CA
    3 days ago
  • $220.92k - $311.89k

     ...Description: The Role and Impact As a Physical Design Timing Engineer, you will play a critical role...  ...-generation System-on-Chip (SoC) products. In this position,...  ...tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry Enablement (... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  • $163k - $237k

    Work with multi-disciplined and multi-site teams of DFT engineers, RTL, Physical Designer Engineers, SOC DFT and Product Engineering.Work on subsystem level...  ..., tape-out (TO) signoff, pattern delivery, and post-silicon bring-up and debug.Minimum qualifications:Bachelor's... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    2 days ago
  • $120k - $200k

     ...full‑stack solutions from silicon to systems, including hardware...  ...MatX is seeking a Silicon Design‑For‑Test (DFT) engineer to join our team as we...  ...porting flows from IP‑level to SoC‑level. Develop and maintain...  ..., sexual orientation, age, physical or mental disability,... 
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    2 days ago
  • $140k - $229.8k

    Company:Qualcomm Technologies, Inc.Job Area:Engineering Group, Engineering Group > ASICS EngineeringGeneral Summary:As a leading technology...  ...is actively seeking candidates for several physical design engineering positions in our SOC and core design team. As a physical design... 
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering). Be the first to apply!