Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Silicon RTL Design Engineer — High-Impact IP & ASIC

Google

Google in Mountain View, CA is seeking a Mid-level RTL Design Engineer to drive micro-architecture definition and IP integration for an ASIC/subsystem. You will code in RTL languages, perform complex simulations, and contribute to synthesis, timing, and power closure for silicon bring-up. The role requires 5+ years in RTL design, IP integration, and scripting with Perl or Python, with a bias toward low-power and high-performance designs. Eligible for base salary with bonus and equity. #J-18808-Ljbffr Google

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Silicon RTL Design Engineer — High-Impact IP & ASIC in Mountain View, CA vacancy
  • $175k - $280k

     ...human life on Mars.SR. RTL DESIGN ENGINEER (SILICON ENGINEERING)At SpaceX...  ...Starlink’s potential global impact and are looking for...  ...product engineering, ASIC implementation). In...  ...constraint for those IPs and support the physical...  ...etc.)Experience with high speed and low power design... 
    Suggested
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    8 hours ago
  • $150.4k - $277.6k

     ...elegant solutions to highly complex...  ...group, you’ll help design our next-...  ...center of the Pixel IP design effort...  ...making a critical impact getting...  ...Description As an ASIC Design Engineer in the Pixel IP...  ...writing high-quality RTL, with embedded...  ...our designs in silicon. Ensuring that... 
    Suggested
    Relocation

    Apple Inc.

    Sunnyvale, CA
    1 day ago
  • $138k - $197k

     ...and/or external IP.Define microarchitecture...  ...size IP.Perform RTL coding, function...  ...in Electrical Engineering, Computer...  ...integration.Experience in ASIC development...  ...with ASIC design methodologies for...  ...reset.Knowledge of high-performance and...  ...custom silicon solutions that power... 
    Suggested
    Worldwide
    Night shift

    Google

    Mountain View, CA
    3 days ago
  • Apple is seeking an ASIC Design Engineer in the Pixel IP design team to deliver high-performance, low-power pixel processing engines for next-generation SoCs. In this...  ...role you will write micro-architectural specs and RTL, collaborate with architecture, design and... 
    Suggested
    Relocation package

    Apple Inc.

    Sunnyvale, CA
    1 day ago
  • $150k - $223k

    RTL Design Engineer, Silicon Mountain View, CA, USA Mid Experience driving progress,...  ...5 years of experience with IP Development or Integration....  ...Computer Science. Experience with ASIC design methodologies for...  ...platforms. Experience with high performance and energy... 
    Suggested
    Full time
    Worldwide
    Night shift

    Google

    Mountain View, CA
    3 days ago
  •  ...Mountain View is seeking an experienced hardware design engineer to help shape the next generation of custom silicon. You will define microarchitecture, integrate IP, and contribute to chip-level verification, delivering high performance and energy efficiency for our... 

    Socket.dev

    Mountain View, CA
    12 hours ago
  • Google Inc. in Sunnyvale, CA is seeking a Senior ASIC Design Engineer, Digital Signal Processing, to shape AI/ML hardware acceleration and develop TPU architecture for high-speed silicon. You will own complex digital blocks, translate models into bit-exact implementations... 

    Google Inc.

    Sunnyvale, CA
    3 days ago
  • $163k - $236k

     ...subsystem's design microarchitecture...  ...RTL to implement logic for ASIC products according...  ...features and their impact.Work with...  ...in Electrical Engineering, Computer Engineering...  ...custom silicon solutions that...  ...Property (IP) with the focus...  ...production. This is a highly cross-... 
    Worldwide

    Google

    Sunnyvale, CA
    4 days ago
  • $120k - $250k

     ...availability. MatX is seeking silicon physical design engineers to join our team as we...  ...best-in-class silicon for high-performance and sustainable...  ...and fullchip designs from RTL to GDSIIOwn entire subsystems...  ...of industry experience in ASIC Physical DesignGreat interpersonal... 
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    4 days ago
  •  ...You will contribute to the ASIC (chip) design for high-performance network chips...  ...with the architecture, IP design, Physical Design teams, and product engineers to achieve first pass silicon success.THE PERSON:A successful...  ...implementationFront-end RTL design and integration of... 

    AMD

    Santa Clara, CA
    12 hours ago
  • $175k - $280k

     ...enabling human life on Mars.SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging...  ...of Starlink’s potential global impact and are looking for best-in-class engineers...  ...area design targets, and explore RTL/design tradeoffsResolve design/... 
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    1 day ago
  • $200k - $250k

    Job Title: Principal RTL Design Engineer - PCIe / CXL / High-Speed SoCLocation: Santa Clara,...  ...the development of advanced silicon solutions for next-...  ...delivery of high-performance ASICs that power industry-leading...  ...with cross-functional teams, IP vendors, and customers.... 

    CyberCoders

    Santa Clara, CA
    3 days ago
  • AMD, in Santa Clara, CA, is seeking a Silicon Design Engineer to research, design, develop, and test electronic components...  .... The role involves architecture and RTL design, system simulation, and documentation for ASIC development. Under supervision, you will verify... 

    AMD

    Santa Clara, CA
    12 hours ago
  • $163k - $237k

     ...intellectual properties (IPs) and subsystems....  ...logic at RTL using...  ...debugging to deliver high-performance and...  ...verification closure for ASICs or FPGAs.Utilize...  ...in Electrical Engineering, Computer...  ...Experience working with design verification (DV...  ...custom silicon solutions that power... 
    Worldwide

    Google

    Mountain View, CA
    2 days ago
  • $163k - $236k

     ...code to generated RTL.Design and maintain advanced...  ...and mentor junior engineers on the nuances of...  ...experience with High-Level Synthesis tools...  ...developing custom silicon solutions that...  ...role in the Argos IP team, you will ensure...  ...video codec ASICs for YouTube by managing... 
    Worldwide

    Google

    Mountain View, CA
    8 hours ago
  • $175k - $280k

     ...with the ultimate goal of enabling human life on Mars.SR. ASIC DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience...  ...to scratch the surface of Starlink’s potential global impact are looking for best-in-class engineers to help maximize... 
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    4 days ago
  • $138k - $198k

     ...control subsystem's design micro-...  ...Develop SystemVerilog RTL to implement logic for ASIC products according...  ...and their impact.Work with Design...  ...degree in Electrical Engineering, Computer...  ...experience with high-performance ASIC...  ...developing custom silicon solutions that power... 
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  •  ...programmable embedded IP, resulting in final designs that meet product...  ...functionality that operates on silicon and is modeled...  ...collaborating with other engineers located in different...  ...cause; work with RTL and firmware engineers...  ...with prior exposure to high speed interfaces... 

    AMD

    San Jose, CA
    2 days ago
  • $116k - $189.75k

     ...can make a lasting impact on the world.At...  ...excellence guide us. As an ASIC Design Engineer, you will build...  ...and implementing high-performance, and...  ...power-efficient RTL to meet strictly defined...  ...and pre and post silicon verification teams...  ...a diverse list of IPs, including GPU's... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

     ...looking for a top-notch ASIC engineer to join the team. The...  ...collaborates with the front design team to understand the...  ...team works with the silicon solution team to triage...  ...Clocking topologies in RTL.Collaborate with Physical...  ...for supporting high speed Clocking.Together... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    4 days ago
  • $168k - $264.5k

     ...looking for a Senior ASIC Design Engineer.NVIDIA is seeking...  ...to have real impact in a multifaceted,...  ...document and deliver high performance, area...  ...and power efficient RTL to achieve design...  ...designers, pre- and post-silicon verification teams...  ...a broad list of IPs such as GPU's work... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    4 days ago
  • $168k - $264.5k

     ...looking for a Senior ASIC Design Engineer - DFX!NVIDIA has...  ...and post-silicon validation on some...  ...verification of DFT IPs for our next-generation...  ...SoC architecture, RTL design, and verification...  ...most complex and impactful semiconductor...  ...opportunity employer. As we highly value diversity in... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $165k - $241.4k

     ...innovations in silicon, optics, and hardware...  ...—from design to qualification...  ...experience for ASIC engineers by combining the...  ...do block level RTL design or block or top-level IP integration.Helping...  ...starter who is highly motivated and...  ..., our impact is everywhere.... 
    Full time
    Temporary work
    Work at office
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    2 days ago
  • $150k - $220k

     ...are building a highly-advanced low Earth...  ...change the design, economics, manufacturing...  ...a Senior ASIC Design Engineer to join our...  ...Arm processor IP and associated...  ...intersection of RTL design and functional...  ...on post-silicon hardware Required...  ...make a meaningful impact in a high-... 
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    E-Space

    Saratoga, CA
    3 days ago
  • $163k - $237k

     ...microarchitecture and RTL execution to deliver high-performance network design components which...  ...system and IP requirements.Own the...  ...degree in Electrical Engineering, Computer Engineering...  ...high-performance ASIC design.Experience...  ...developing custom silicon solutions that... 
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  •  ...opportunities and impact on AI industry...  ...AI silicon and system.DescriptionWe...  ...experienced design verification engineer to join our...  ...thrive in this highly technical environment...  ....Run RTL and gate level...  ...models of analog IP. Develop testbench...  ...of standard ASIC design and... 
    Work at office

    Baidu

    Sunnyvale, CA
    2 days ago
  • $138k - $198k

     ...of complex digital design blocks by fully understanding...  ...with design engineers to identify important...  ...digital logic at RTL using SystemVerilog/UVM for ASICs.Preferred qualifications...  ...the development of silicon-based ICs and chips....  ...verifying compute IPs.Strong problem-solving... 
    Worldwide

    Google

    Sunnyvale, CA
    4 days ago
  • $163k - $236k

     ...degree in Electrical Engineering, Computer...  ...processing (DSP) design or high-speed digital logic...  ...developing custom silicon solutions that power...  ...driven systems. As an RTL Design Engineer, you...  ...building ASICs for high‑speed communication...  .... They have no impact on statutory payments... 
    Worldwide

    Google

    Sunnyvale, CA
    4 days ago
  • Google is seeking an RTL Design Engineer to shape the future of AI/ML hardware acceleration. You will...  ...complex digital designs and driving high-speed modules for next-generation TPU technology...  ...specifications into bit-exact silicon, collaborate with verification teams, and... 
    Worldwide

    Socket.dev

    Sunnyvale, CA
    12 hours ago
  • $136k - $218.5k

     ...a hardworking Senior ASIC Design Verification Engineer to help drive sign-off...  ...you to have real impact in a multifaceted, technology...  ...crafted a team of highly motivated people...  ...develop various innovative IPs for hardware security...  ...regulation and silicon correlation.Own the unit... 
    Full time
    Work experience placement
    Remote work

    Nvidia

    Santa Clara, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Silicon RTL Design Engineer — High-Impact IP & ASIC. Be the first to apply!