Senior SystemVerilog RTL Design Engineer - IP/PHY
Intel
Intel's HIPD team seeks a senior Logic design engineer for UCIE PHY IP in datacenter/server designs. You will develop RTL, define architecture features, and ensure design quality from RTL to timing convergence. The role requires strong SystemVerilog expertise, collaboration across geographies, and a fast ramp on complex IPs in a dynamic environment. Hybrid work model offered in the US. #J-18808-Ljbffr Intel
Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the Senior SystemVerilog RTL Design Engineer - IP/PHY in Santa Clara, CA vacancy
$163k - $236k
...microarchitecture for Compute accelerator IPs.Develop implement, and maintain design blocks or components.Develop SystemVerilog RTL to implement logic for ASIC products according... ...:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or...SeniorWorldwide- InterSources Inc. is seeking a senior engineer with 8-15 years of ME/BE experience to design and optimize ASIC-related systems. The role requires hands-on SystemVerilog/Verilog, in-depth knowledge of ASIC... ...with experience in Ethernet and IP protocols and a proven ability...Senior
- Intel Corporation's HIPD team seeks a senior Logic design engineer to advance the UCIE PHY IP for datacenter/server designs. You will craft RTL, simulate, and contribute to architecture definitions for the IP block. Responsibilities include RTL quality checks, timing and...Senior
- ...features for AMD’s programmable embedded IP, resulting in final designs that meet product defined power,... ...experience collaborating with other engineers located in different sites/timezones.... ...determine the root cause; work with RTL and firmware engineers to resolve design...Suggested
$138k - $206k
...leader whose innovative designs are pushing the... ...hardware and software engineers to identify and address... ...What You’ll DoDevelop RTL (Verilog/SystemVerilog) for the IO die,... ...high-speed interconnect IP into a cohesive chiplet... ...— controller, PIPE/PHY interface, and configuration...SeniorWork at officeFlexible hoursNight shift- Google Inc. in Sunnyvale, CA is seeking an experienced engineer for an ASIC design role focused on management and control subsystem design. The successful candidate will work on SystemVerilog RTL for ASIC products and collaborate with architecture, validation, and hardware...
- Responsibilities: • Architect, design and implement new features, performance improvements... ...is a plus. • Proficiency with hardware (RTL) design in Verilog, System Verilog, or VHDL... ...work well with others and a belief that engineering is a team sport. • Knowledge of at least...Senior
$167k - $275k
...unique combination of design, development, and... ...of Role: The Senior Manager / Deputy Director... ...processor and SoC IP solutions. This... ...of digital design engineers, driving... ...architecture implementation, RTL development,... ...developmentRTL design (Verilog/SystemVerilog)Processor...SeniorFull timeLocal area$150k - $250k
Job Title: Senior ASIC Design EngineerJob Location: Santa Clara, CA or... ...equityRequirements: ASIC Design, RTL (Verilog/SystemVerilog), Microarchitecture, UCIe... ...Senior ASIC Design Engineer to lead the design and development... ...with standards.Engage in IP design and integration,...Senior$136k - $218.5k
...clocks group is looking for a top-notch ASIC engineer to join the team. The Team is responsible... .... The team collaborates with the front design team to understand the clocking... ...and implement new Clocking topologies in RTL.Collaborate with Physical design and timing...SeniorFull timeWork experience placement$163k - $236k
...and external intellectual property (IP) blocks seamlessly into complex silicon designs and multi-component subsystems.Execute production-grade RTL coding, debug intricate function and... ...across multi-disciplinary and multi-site engineering groups to resolve architectural...SeniorWorldwideNight shift$136k - $218.5k
.../O group delivers innovative PHY designs that power the most powerful... .... Our portfolio includes PHY IPs and Chips for both copper and... ...then will be translated into RTL and firmware designs. For backend... ...or M.S. degree in Electrical Engineering or equivalent experience.5+...SeniorFull time- Apple Inc. is seeking an experienced RTL Design engineer to contribute to advanced mixed-signal circuit blocks in Cupertino. You will write RTL code, create detailed design specs, and collaborate closely with system architects, circuit designers, and design verification...Senior
- SpaceX is seeking an experienced Senior RTL Design Engineer (Silicon Engineering) to develop next-generation ASICs for Starlink and space-ground infrastructure. You will work with cross-disciplinary teams on architecture, verification, and integration, delivering fully...Senior
- SPACE EXPLORATION TECHNOLOGIES CORP is looking for a motivated SR. RTL DESIGN ENGINEER in Sunnyvale, CA to develop cutting-edge ASICs for Starlink. This role includes responsibilities in evaluating design architectures, implementing RTL in Verilog/System Verilog, and collaborating...Senior
- Apple Inc. in Cupertino, California, is seeking an experienced RTL engineer to specify, design and verify advanced mixed-signal circuits, focusing on the digital side. You will collaborate with system architects, circuit designers and design verification engineers to ensure...Senior
- SpaceX is seeking a Senior RTL Design Engineer (Silicon Engineering) in California to develop next‑gen ASICs for Starlink and space networks. You will define architecture, write RTL in Verilog/SystemVerilog, and work with verification and physical teams to deliver timing...Senior
- Qualcomm Atheros, Inc. is seeking an experienced ASIC engineer to independently plan and execute digital architecture, Verilog RTL coding, and verification for next-generation wireless and wired SoCs. You will design, verify, and deliver complex ASICs through functional...Senior
- A tech company in Cupertino is seeking an experienced ASIC/VLSI Design Engineer to design innovative communication systems. The role involves collaboration with multiple teams, RTL coding, and optimization of design for performance. Candidates should have over 5 years...Senior
$146.72k - $190.1k
Company: Qualcomm Atheros, Inc. Job Area: Engineering Group, Engineering Group > ASICS Engineering General Summary: This individual... ...-defined responsibility for the digital architecture, design, Verilog RTL coding, implementation, and verification of next generation...Senior$120k - $225k
...Description We’re hiring experienced RTL Design Engineers to play a key role in designing and implementing... ...with architecture, custom analog IP, compiler, verification, emulation,... ...logic. ~ Proficiency in Verilog/SystemVerilog and industry-standard RTL coding guidelines...SeniorNight shift$164.47k - $311.89k
...the RoleIntel is seeking a Senior Design Verification Engineer for the Silicon Chassis... ...chassis and interconnect IP blocks from planning through... ...behavior, with enough breadth in RTL, physical design, and CAD... ...coding experience across SystemVerilog/UVM, C/C++, Python, and...SeniorFull timeInternshipLocal areaImmediate startShift work- ...future. Whether you’re designing next-gen processors,... ...will leverage modern RTL design methodologies,... ...architects, hardware engineers, and SW-FW engineers to... ...product requirements and IP features.Build early-stage... ...RTL design (Verilog/SystemVerilog), including digital/...
$124k - $208.4k
...for Intellectual Property (IP) that is applied to high-performance... ...and ResponsibilitiesAs a Senior GPU Design Verification Engineer - GCDV, you will contribute... ...testbenches using SystemVerilog and C++, developing test code in parallel with RTL, and applying constrained-random...SeniorHourly payFull timeRelocation$126.8k - $190.9k
...leading technology company is seeking a forward-thinking Physical Design Engineer in Cupertino, CA. The role includes contributing to all... ...networks. Ideal candidates will have deep design experience in PHY and/or SOC designs and strong knowledge of industry standards....Senior- ...Description Job Description Design Engineer Build the Next... ...SoC architecture, and RTL development. As... ...advancement opportunities into Senior, Staff, and Principal... ...RTL using Verilog/SystemVerilog Participate in... ...integration, including soft-IP RTL integration and...Ongoing contractLocal areaWork visa
CyberCoders
San Jose, CA2 days ago - ...AMD is shaping the future. Whether you’re designing next-gen processors, enabling AI... ...designs customized interconnects (System IP) for a wide range of AMD products including... ...development in partnership with architects and engineering leadershipManage cross‑program resource...Senior
- Google in Mountain View, CA is seeking a Mid-level RTL Design Engineer to drive micro-architecture definition and IP integration for an ASIC/subsystem. You will code in RTL languages, perform complex simulations, and contribute to synthesis, timing, and power closure for...
$129.3k - $225.3k
...results-oriented and highly motivated RTL Design Engineer. This is an exciting position in the world... ...-performance mixed-signal and analog IPs into high-speed digital circuits,... ...Develop and optimize RTL code in Verilog/SystemVerilog for mixed-signal digital blocks and...Relocation$163k - $237k
...Bachelor's degree in Electrical Engineering, Computer Engineering,... ...of experience in ASIC design. Experience interacting... ...Responsibilities Design RTL Intellectual Property (IP) focusing on management and... ...subsystem. Develop SystemVerilog RTL to implement logic for...
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior SystemVerilog RTL Design Engineer - IP/PHY. Be the first to apply!
Related searches
- senior physical design engineer Santa Clara, CA
- product engineer Santa Clara, CA
- director of product engineering Santa Clara, CA
- soc design verification engineer Santa Clara, CA
- vlsi design engineer Santa Clara, CA
- cad design engineer solidworks Santa Clara, CA
- ic design engineer Santa Clara, CA
- rtl design engineer Santa Clara, CA
- sr. product engineer Santa Clara, CA
- senior product design engineer Santa Clara, CA