Senior ASIC/VLSI Design Engineer - RTL, DFT & Bring-up
Retym Israel Ltd
A tech company in Cupertino is seeking an experienced ASIC/VLSI Design Engineer to design innovative communication systems. The role involves collaboration with multiple teams, RTL coding, and optimization of design for performance. Candidates should have over 5 years in digital design with strong Verilog/System-Verilog skills and educational background in electrical or computer engineering. This position allows creativity and independence in a cutting-edge environment. #J-18808-Ljbffr Retym Israel Ltd
Vacancy posted 16 hours ago
Similar jobs that could be interesting for youBased on the Senior ASIC/VLSI Design Engineer - RTL, DFT & Bring-up in Cupertino, CA vacancy
$136k - $218.5k
...are now looking for an ASIC Design Engineer. NVIDIA is seeking best... ...architecture, implement in RTL, and deliver a fully... ...to Digital systems and VLSI design, Computer... ...synthesis, prototyping, DFT, timing analysis, floor-planning, ECO, bring-up & lab debug.Prior experience...SeniorFull time- ## ASIC/VLSI Design EngineerAustin, Texas · Full-time#### About... ...VLSI Design Engineers/Micro-architects.As an... ...architecture definition*** **RTL coding (using Verilog/... ...coverage closure.* **DFT team:** Ensure design... ...Participate in Silicon Bring-up and Validation (optional...SuggestedFull time
$168k - $264.5k
We are now looking for a Senior ASIC Design Engineer - DFX!NVIDIA has continuously reinvented... ...creative solutions for DFT architecture, verification... ....Support post-silicon bring-up and validation efforts including... ...in SoC architecture, RTL design, and verification.Strong...SeniorFull time- ...libraries like UVM 10+ years of ASIC design verification experience... ...Collaborate with architects, hardware engineers, and firmware engineers to... ...Design for Test methodologies and DFT verification experience is a... ...in debugging firmware and RTL code using simulation tools KEY...Senior
- SpaceX is seeking an experienced Senior RTL Design Engineer (Silicon Engineering) to develop next-generation ASICs for Starlink and space-ground infrastructure. You will work with cross-disciplinary teams on architecture, verification, and integration, delivering fully...Senior
- SPACE EXPLORATION TECHNOLOGIES CORP is looking for a motivated SR. RTL DESIGN ENGINEER in Sunnyvale, CA to develop cutting-edge ASICs for Starlink. This role includes responsibilities in evaluating design architectures, implementing RTL in Verilog/System Verilog, and collaborating...Senior
$136k - $218.5k
...group is looking for a top-notch ASIC engineer to join the team. The Team is... ...collaborates with the front design team to understand the clocking... ...new Clocking topologies in RTL.Collaborate with Physical design... ...verification team, timing and DFT teams.Get involved in end-to-end...SeniorFull timeWork experience placement$136k - $218.5k
...CPU Cache Coherent Interconnects Design Team, you will be responsible... ...:Master’s Degree in Electrical Engineering, Computer Engineering or Computer... ...as is a deep understanding of ASIC design flow including RTL design and verification, DFT, and ECO.Strong communication...SeniorFull time$136k - $218.5k
...intelligence.We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and... ...checking/FV required from RTL to tapeout with industry-standard tools... ...problem-solving skills.Background in DFT timing closure for various modes e.g....SeniorFull timeShift work$168k - $264.5k
NVIDIA is seeking ASIC Design Engineers with experience in agentic AI to help design and implement the... ...performance, area and power efficient RTL to achieve design targets and... ...analysis.Exposure to Digital systems and VLSI design, Computer Architecture, and Computer...SeniorFull timeWork experience placement- InterSources Inc. is seeking a senior engineer with 8-15 years of ME/BE experience to design and optimize ASIC-related systems. The role requires hands-on SystemVerilog/Verilog, in-depth knowledge of ASIC methodologies, and strong analytical skills for debugging complex...Senior
$150k - $220k
...will fundamentally change the design, economics, manufacturing... ...life. We are seeking a Senior ASIC Design Engineer to join our processor subsystem... ...at the intersection of RTL design and functional verification... ...and hands-on experience bringing together complex IP in a...SeniorFull timeWork at officeImmediate startVisa sponsorshipNight shiftE-Space
Saratoga, CA10 days ago- Hybrid // Physical Design Engineer-ASICs, SoCs, VLSI Physical Design Engineer-ASICs, SoCs, VLSI Full time Sunnyvale... ...and electrical verification. DFT Integration - Work with Design for Test... ...chain connectivity and testability. Seniority level Mid-Senior level Employment type...Full time
$150k - $250k
Job Title: Senior ASIC Design EngineerJob Location: Santa Clara, CA or Boston, MACompensation: $1... ...plus equityRequirements: ASIC Design, RTL (Verilog/SystemVerilog), Microarchitecture... ...a highly skilled Senior ASIC Design Engineer to lead the design and development of advanced...Senior- ...will contribute to the ASIC (chip) design for high-performance... ...Design Team, you will help bring to life cutting-edge... ...teams, and product engineers to achieve first pass... ...candidate will work with senior silicon design... ...implementationFront-end RTL design and integration...Senior
$136k - $218.5k
...are now looking for a Senior Logic Design Engineer!As a member of our CPU... ...architectural definition, RTL coding, logic debug,... ...deep understanding of ASIC design flow including... ..., prototyping, DFT, timing analysis, floor-planning, ECO, bring-up & lab debug.Strong...SeniorFull time$163k - $236k
...seamlessly into complex silicon designs and multi-component... ...production-grade RTL coding, debug intricate... ...disciplinary and multi-site engineering groups to resolve... ...Integration.Experience in ASIC development with... ...of ASIC Verification, DFT, synthesis, STA, or physical...SeniorWorldwideNight shift$196k - $310.5k
We are now looking for a Senior ASIC Floorplan Design Engineer!NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement the world’... ...hardware engineering background with a concentration in VLSI and/or Computer Architecture.Experience in Verilog, System...SeniorFull time$163k - $236k
...accelerator IPs.Develop implement, and maintain design blocks or components.Develop SystemVerilog RTL to implement logic for ASIC products according to established coding and... ...:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or...SeniorWorldwide$167.7k - $245.2k
...team of creative experts, bringing our unique backgrounds and... ...full product development—from design to qualification to... ...reviews.Implement Verilog RTL to meet timing, performance... ...in Electrical or Computer engineering and 7+ years of ASIC Design related experience,...SeniorFull timeTemporary workLocal areaFlexible hours- ...adaptive, self-motivative Design Verification Engineer to join our growing... ...help our experts in RTL, FW, circuit, and... ...like UVM 10+years of ASIC design verification experience... ...methodologies and DFT verification... ...Electrical Engineering Seniority level Mid-Senior level...Contract workWork at office2 days per week3 days per week
$250k - $265k
Principal ASIC Design Engineer RTL / Microarchitecture / High-Performance Networking Overview Seeking a... ...architecture, verification, emulation, DFT, and physical design teams to translate... ...drive fixes through tapeout and silicon bring-up.Required Qualifications5+ years of...Night shift- SpaceX is seeking a motivated Sr. ASIC DFT Engineer for their team in Sunnyvale, California. The engineer will work on developing next-generation ASICs for deployment in space and ground infrastructures. Responsibilities include optimizing DFT architectures and collaborating...Senior
$163k - $236k
...verification of complex digital design blocks by understanding... ...interacting with design engineers to identify important... ...verifying digital logic at RTL using SystemVerilog/UVM for ASICs.Preferred qualifications:Master... ...verification and silicon bring-up. You will participate...SeniorWorldwide$183k - $247.6k
Annapurna Labs designs silicon and software... ...looking for an ASIC Design Eengineer... ...power efficient RTL to achieve... ...reset/functional/DFT signal routing-... ...mentorship. Our senior members enjoy one... ...members develop your engineering expertise so you... ...- 5+ years in VLSI engineering- 5+...SeniorLocal areaFlexible hours$116k - $189.75k
...to excellence guide us. As an ASIC Design Engineer, you will build powerful SoC... ...and area and power-efficient RTL to meet strictly defined development... ....Assisting the silicon bring-up team in debugging and post... ...to Digital systems and VLSI design, Computer Architecture...Full timeWork experience placement$121.9k - $195k
...before you apply.Job Description:We are seeking a Senior Digital VLSI Design Engineer with deep expertise in Synthesis, DFT, Clock Domain Crossing (CDC) and Reset Domain... ...potential metastability or reset-glitch issues before RTL freeze. The ideal candidate has 8+ years of...SeniorFull timeLocal area$120k - $200k
...team About the role The RTL design team builds the compute datapath... ...SambaNova RTL Design Engineers design component units of the... ...Reconfigurable Dataflow Unit (RDU) ASICs behind our AI acceleration... ...implementation, tape-out, and silicon bring-up. You'll work alongside...SeniorFull timeTemporary workLocal areaFlexible hours$175k - $280k
...life on Mars.SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING)... ...and the software that brings it all together. We’... ...targets, and explore RTL/design tradeoffsResolve... ...designKnowledge of DFT/Scan/MBIST/LBIST and... ...Physical Design Engineer/Senior: $175,000.00 - $280,0...SeniorPermanent employmentTemporary workWorldwideWeekend work- Apple Inc. is seeking an experienced RTL Design engineer to contribute to advanced mixed-signal circuit blocks in Cupertino. You will write RTL... ...driving timing closure with the PD team, using LINT/CDC/RDC tools, and supporting silicon bring-up. #J-18808-Ljbffr Apple Inc.Senior
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior ASIC/VLSI Design Engineer - RTL, DFT & Bring-up. Be the first to apply!
Related searches
- product engineer Cupertino, CA
- cad design engineer solidworks Cupertino, CA
- rtl design engineer Cupertino, CA
- physical design engineer Cupertino, CA
- design engineer Cupertino, CA
- senior manager product engineering Cupertino, CA
- soc design engineer Cupertino, CA
- product design engineer Cupertino, CA
- digital design engineer Cupertino, CA
- senior design verification engineer Cupertino, CA