Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior ASIC/VLSI Design Engineer - RTL, DFT & Bring-up

Retym Israel Ltd

A tech company in Cupertino is seeking an experienced ASIC/VLSI Design Engineer to design innovative communication systems. The role involves collaboration with multiple teams, RTL coding, and optimization of design for performance. Candidates should have over 5 years in digital design with strong Verilog/System-Verilog skills and educational background in electrical or computer engineering. This position allows creativity and independence in a cutting-edge environment. #J-18808-Ljbffr Retym Israel Ltd

Vacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the Senior ASIC/VLSI Design Engineer - RTL, DFT & Bring-up in Cupertino, CA vacancy
  • $136k - $218.5k

     ...are now looking for an ASIC Design Engineer. NVIDIA is seeking best...  ...architecture, implement in RTL, and deliver a fully...  ...to Digital systems and VLSI design, Computer...  ...synthesis, prototyping, DFT, timing analysis, floor-planning, ECO, bring-up & lab debug.Prior experience... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • ## ASIC/VLSI Design EngineerAustin, Texas · Full-time#### About...  ...VLSI Design Engineers/Micro-architects.As an...  ...architecture definition*** **RTL coding (using Verilog/...  ...coverage closure.* **DFT team:** Ensure design...  ...Participate in Silicon Bring-up and Validation (optional... 
    Suggested
    Full time

    Retym Israel Ltd

    Cupertino, CA
    5 days ago
  • $168k - $264.5k

    We are now looking for a Senior ASIC Design Engineer - DFX!NVIDIA has continuously reinvented...  ...creative solutions for DFT architecture, verification...  ....Support post-silicon bring-up and validation efforts including...  ...in SoC architecture, RTL design, and verification.Strong... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    5 hours ago
  •  ...libraries like UVM 10+ years of ASIC design verification experience...  ...Collaborate with architects, hardware engineers, and firmware engineers to...  ...Design for Test methodologies and DFT verification experience is a...  ...in debugging firmware and RTL code using simulation tools KEY... 
    Senior

    Infobahn Softworld Inc

    Santa Clara, CA
    5 days ago
  • SPACE EXPLORATION TECHNOLOGIES CORP is looking for a motivated SR. RTL DESIGN ENGINEER in Sunnyvale, CA to develop cutting-edge ASICs for Starlink. This role includes responsibilities in evaluating design architectures, implementing RTL in Verilog/System Verilog, and collaborating... 
    Senior

    SPACE EXPLORATION TECHNOLOGIES CORP

    Sunnyvale, CA
    20 hours ago
  • SpaceX in Sunnyvale is seeking a Sr. RTL Design Engineer to help develop next‑generation ASICs for Starlink ground and space infrastructure. You will define micro‑architecture, implement RTL in Verilog/SystemVerilog, and collaborate with verification, physical design, and... 
    Senior

    InvestedintheMission

    Sunnyvale, CA
    20 hours ago
  • $136k - $218.5k

     ...CPU Cache Coherent Interconnects Design Team, you will be responsible...  ...:Master’s Degree in Electrical Engineering, Computer Engineering or Computer...  ...as is a deep understanding of ASIC design flow including RTL design and verification, DFT, and ECO.Strong communication... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $136k - $218.5k

     ...group is looking for a top-notch ASIC engineer to join the team. The Team is...  ...collaborates with the front design team to understand the clocking...  ...new Clocking topologies in RTL.Collaborate with Physical design...  ...verification team, timing and DFT teams.Get involved in end-to-end... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

     ...intelligence.We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and...  ...checking/FV required from RTL to tapeout with industry-standard tools...  ...problem-solving skills.Background in DFT timing closure for various modes e.g.... 
    Senior
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    3 days ago
  • $163k - $237k

    Participate in the Physical Design of complex blocks....  ...individual blocks from RTL-to-GDS.Collaborate with...  ...s degree in Electrical Engineering, Computer Engineering,...  ...etc.).Understanding of DFT including Scan, MBIST and...  ...-driven systems. As an ASIC Physical Design... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    4 days ago
  • $168k - $264.5k

    NVIDIA is seeking ASIC Design Engineers with experience in agentic AI to help design and implement the...  ...performance, area and power efficient RTL to achieve design targets and...  ...analysis.Exposure to Digital systems and VLSI design, Computer Architecture, and Computer... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    4 days ago
  • $150k - $220k

     ...implement subsystem‑level RTL integration, ensuring...  ...Author and review design specifications and integration...  ...methodologies Support bring‑up and debug activities...  ...s degree in Electrical Engineering, Computer Engineering,...  ...years of experience in ASIC/SoC design with a focus... 
    Senior
    Full time
    Work at office
    Visa sponsorship

    E-Space SAS

    Saratoga, CA
    20 hours ago
  • Hybrid // Physical Design Engineer-ASICs, SoCs, VLSI Physical Design Engineer-ASICs, SoCs, VLSI Full time Sunnyvale...  ...and electrical verification. DFT Integration - Work with Design for Test...  ...chain connectivity and testability. Seniority level Mid-Senior level Employment type... 
    Full time

    Talent Groups

    Sunnyvale, CA
    5 days ago
  • $150k - $250k

    Job Title: Senior ASIC Design EngineerJob Location: Santa Clara, CA or Boston, MACompensation: $1...  ...plus equityRequirements: ASIC Design, RTL (Verilog/SystemVerilog), Microarchitecture...  ...a highly skilled Senior ASIC Design Engineer to lead the design and development of advanced... 
    Senior

    CyberCoders

    Santa Clara, CA
    5 hours ago
  •  ...will contribute to the ASIC (chip) design for high-performance...  ...Design Team, you will help bring to life cutting-edge...  ...teams, and product engineers to achieve first pass...  ...candidate will work with senior silicon design...  ...implementationFront-end RTL design and integration... 
    Senior

    AMD

    Santa Clara, CA
    3 days ago
  • $196k - $310.5k

    We are now looking for a Senior ASIC Floorplan Design Engineer!NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement the world’...  ...hardware engineering background with a concentration in VLSI and/or Computer Architecture.Experience in Verilog, System... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $163k - $236k

     ...seamlessly into complex silicon designs and multi-component...  ...production-grade RTL coding, debug intricate...  ...disciplinary and multi-site engineering groups to resolve...  ...Integration.Experience in ASIC development with...  ...of ASIC Verification, DFT, synthesis, STA, or physical... 
    Senior
    Worldwide
    Night shift

    Google

    Mountain View, CA
    2 days ago
  • $136k - $218.5k

     ...are now looking for a Senior Logic Design Engineer!As a member of our CPU...  ...architectural definition, RTL coding, logic debug,...  ...deep understanding of ASIC design flow including...  ..., prototyping, DFT, timing analysis, floor-planning, ECO, bring-up & lab debug.Strong... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    5 hours ago
  • $136k - $218.5k

     ...are now looking for a Senior Logic Design Engineer! As part of the DGX FPGA...  ...definition, RTL coding, logic debug, synthesis...  ...implementation, system bring-up, and system-level...  ...experience in FPGA/CPLD and/or ASIC semiconductor designs....  ..., prototyping, DFT, timing analysis, and... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    5 hours ago
  • $163k - $236k

     ...review management and control subsystem's design microarchitecture specifications.Develop SystemVerilog RTL to implement logic for ASIC products according to established coding...  ...qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science,... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    4 days ago
  • $167.7k - $245.2k

     ...team of creative experts, bringing our unique backgrounds and...  ...full product development—from design to qualification to...  ...reviews.Implement Verilog RTL to meet timing, performance...  ...in Electrical or Computer engineering and 7+ years of ASIC Design related experience,... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago
  •  ...adaptive, self-motivative Design Verification Engineer to join our growing...  ...help our experts in RTL, FW, circuit, and...  ...like UVM 10+years of ASIC design verification experience...  ...methodologies and DFT verification...  ...Electrical Engineering Seniority level Mid-Senior level... 
    Contract work
    Work at office
    2 days per week
    3 days per week

    Infobahn Softworld Inc

    Santa Clara, CA
    5 days ago
  • SpaceX is seeking a motivated Sr. ASIC DFT Engineer for their team in Sunnyvale, California. The engineer will work on developing next-generation ASICs for deployment in space and ground infrastructures. Responsibilities include optimizing DFT architectures and collaborating... 
    Senior

    Latent AI

    Sunnyvale, CA
    20 hours ago
  • $116k - $189.75k

     ...to excellence guide us. As an ASIC Design Engineer, you will build powerful SoC...  ...and area and power-efficient RTL to meet strictly defined development...  ....Assisting the silicon bring-up team in debugging and post...  ...to Digital systems and VLSI design, Computer Architecture... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    2 days ago
  • $121.9k - $195k

     ...before you apply.Job Description:We are seeking a Senior Digital VLSI Design Engineer with deep expertise in Synthesis, DFT, Clock Domain Crossing (CDC) and Reset Domain...  ...potential metastability or reset-glitch issues before RTL freeze. The ideal candidate has 8+ years of... 
    Senior
    Full time
    Local area

    Broadcom

    San Jose, CA
    3 days ago
  • $163k - $236k

    Design and implement high-speed blocks, taking end-to-end ownership...  ...Bachelor's degree in Electrical Engineering, Computer Engineering, or a...  ...within AI/ML-driven systems.As an RTL Design Engineer, you will be a...  ...TPU technology building ASICs for high-speed communication systems... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    4 days ago
  •  ...Inc. in Cupertino, California, is seeking an experienced RTL engineer to specify, design and verify advanced mixed-signal circuits, focusing on the...  ...engineers to ensure robust RTL quality and timely silicon bring-up. Formal methods such as LINT, CDC, RDC will be used, with... 
    Senior

    Apple Inc.

    Cupertino, CA
    20 hours ago
  • Apple Inc. seeks an experienced RTL Design Engineer to code blocks for advanced mixed-signal circuits and to write precise design specifications...  ...on timing closure, you will verify RTL and support silicon bring-up, contributing to successful product readiness and performance... 
    Senior

    Apple Inc.

    Sunnyvale, CA
    20 hours ago
  • $140k - $229.8k

     ...Technologies, Inc.Job Area:Engineering Group, Engineering Group > ASICS EngineeringGeneral...  ...like Snapdragon bring together CPU, GPU, connectivity...  ...is seeking Hardware Design engineers with solid...  .../system-verilog RTL design, Clock Domain Crossings, DFT, synthesis, and... 
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    2 days ago
  • $196k - $310.5k

     ...to join us today.Design-for-X Engineering at NVIDIA works on...  ...'ll be doing:As a senior member in our team...  ...innovating in the DFT Power, Thermal & Voltage...  ...DFT topics and VLSI areas of power,...  ...functional areas including RTL & clocks design,...  ...Silicon debug and bring-up on the ATE or... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    5 hours ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior ASIC/VLSI Design Engineer - RTL, DFT & Bring-up. Be the first to apply!