ASIC/VLSI Design Engineer Chip Design · Full-time
Retym Israel Ltd
- # ASIC/VLSI Design EngineerAustin, Texas · Full-time#### About The PositionWe are looking for talented and experienced VLSI Design Engineers/Micro-architects.As an VLSI Digital Design Engineer/Micro-architect, you'll have the opportunity to design highly sophisticated, innovative new cutting edge communication systems from scratch.**Key Responsibilities for a VLSI Design Engineer:****Work closely with Algorithm and Architecture teams*** Understand and translate high-level algorithmic requirements into efficient hardware implementations.**Learn and analyze relevant protocols and standards*** Interpret protocol specifications (e.g., Ethernet, etc.) and apply them accurately in design.**Participate in all design stages:*** **Micro-architecture definition*** **RTL coding (using Verilog/SystemVerilog)*** **Synthesis-friendly coding and timing-aware design****Collaborate cross-functionally:*** **Verification team:** For testbench development, debug support, and functional coverage closure.* **DFT team:** Ensure design is scan-insertable, supports ATPG, BIST, etc.* **Backend/Physical design team:** For floorplanning, timing closure, and routing feedback.**Participate in Design Reviews*** Present and defend design decisions in peer and formal reviews.**Perform Synthesis and Timing Analysis*** Generate synthesis constraints (SDC), run synthesis, and analyze timing reports.**Debug and Fix Functional/Timing Issues*** Collaborate in post-silicon or pre-silicon debug; use waveforms, assertions, and logic analyzers.**Optimize for Area, Power, and Performance (PPA)*** Identify bottlenecks and opportunities for improvement within RTL.**Documentation*** Maintain clear design documentation for reusability and reference (e.g., micro-architecture specs, interface docs).**Contribute to IP/SoC Integration*** Work on integrating design blocks into larger systems and handling system-level interfaces.**Participate in Silicon Bring-up and Validation (optional but valuable)*** Support bring-up of first silicon and assist with post-silicon validation, if applicable.**Keep up-to-date with Industry Trends and Tools*** Learn new EDA tools, languages, and methodologies (e.g., CDC, Linting, Formal Verification).#### Requirements**Job requirements:*** +5 years of experience as ASIC/VLSI digital design engineer* Strong Verilog/System-Verilog experience* Familiar with simulation tools/environments, verification methodologies* Strong team player, solid interpersonal skills* Entrepreneurial can-do attitude, self-motivated, able to work independently* BS/MS in EE/CE from lead universities**Background in one or more of the following domains is an advantage:*** Familiar with advanced design practices (Clock/Voltage domain crossing, Low Power Design, DFT)* Design DSP of oriented blocks* Ethernet (100G and above)* Scripting experience using several of the following: Python, Perl, TCL
- J-18808-Ljbffr Retym Israel Ltd
Vacancy posted 5 days ago
Similar jobs that could be interesting for youBased on the ASIC/VLSI Design Engineer Chip Design · Full-time in Cupertino, CA vacancy
- A tech company in Cupertino is seeking an experienced ASIC/VLSI Design Engineer to design innovative communication systems. The role involves collaboration with multiple teams, RTL coding, and optimization of design for performance. Candidates should have over 5 years in...Suggested
$130k - $220k
...the architecture and design of state‑of‑the‑art... ...frequency), low‑power on‑chip modules design The... ..., close the static timing, and work with backend engineers to close the timing... ...multi‑million gate ASICs with Verilog or... ...salary range for this full‑time position is $13...Full time$174k - $352.5k
This role has been designed as ‘Hybrid’ with an... ...modifies and evaluates VLSI components and... ...contributions improve time-to-market, achieve... ...networking chips. Write detailed functional... ...-grad/junior engineers and interns. Recommended... ...used in typical ASIC development process...SuggestedWork experience placementWork at office2 days per week$150k - $220k
...will fundamentally change the design, economics, manufacturing... ...We are seeking a Senior ASIC Design Engineer to join our processor subsystem... ...crossings · Support synthesis and timing closure for the processor... ...subsystems This is a full time, exempt position, based...Full timeWork at officeImmediate startVisa sponsorshipNight shiftE-Space
Saratoga, CA10 days ago- Senior Technologist Datapath Design Engineer and Circuit Design Engineer, VLSI Design Engineering Full-time Salary Range: 194,425.00-322,092.00 Job Type (exemption status... ...buffers design. Perform block level and full chip circuit simulations to meet all...Full timeTemporary workRemote workFlexible hoursShift work
$175.8k - $312.2k
...technology? We are searching for a dedicated engineer to join our exciting team of problem... ...ideal candidate will have experience in ASIC design with: - Architecture research and/or... ...parallel computer architectures. (system-on-a-chip SOC). Work with performance team to...Full timeRelocation$116k - $189.75k
We are looking for a motivated ASIC Timing Engineer to join our dynamic and growing team. What you’ll be doing: Drive Physical Design and timing analysis and closure of NVIDIA’s GPUs... ...at block level, cluster level, and/or full chip level. Help drive frontend and...$100k - $166.75k
...join us today. We are looking for an ASIC Clocks Design Engineer to join the team. Our team crafts all... ...understand the clocking requirements for the chip. The clocks team interacts with the... ..., Power Optimization and Ease of timing closure to innovate and implement new...$100k - $116k
NVIDIA is seeking an ASIC Clocks Design Engineer to enhance GPU and CPU clocking capabilities. In this role, you'll architect clock domains, collaborate... ...with various teams, and improve the performance of NVIDIA chips. Ideal candidates should possess a degree in Electrical...- Arrow Electronics is seeking an ASIC Design Engineer for their Mountain View, CA location. The ideal candidate will have extensive experience... ...deep understanding of EDA tools and digital concepts. As a full-time position, applicants must be prepared for onsite work,...Full timeRemote job
- Location Mountain View, CA (Remote) Position ASIC Design Engineer (eInfochips) Job Description Role:... ...techniques. Knowledge of static timing analysis and understanding of timing signoff... ...status. Job Details Time Type: Full time. Job Category: Engineering Services...Full timeWork at officeRemote work
$97.7k - $182.62k
...poster from Capgemini Engineering About the Job You'... ...thinking team as a Design Verification... ...advanced System-on-Chip (SoC) designs that... ...parasitic delays, and timing analysis. Strong analytical... ..., or commission. Full time regular... ...00.00 6 months ago ASIC Design Verification...Full time16 hoursLocal areaCapgemini Engineering
Santa Clara, CA5 days ago$120k - $220k
...will fundamentally change the design, economics, manufacturing... ...Senior Physical Design Engineer to join our ASIC implementation team. In this... ...design, verification, and timing teams to deliver high-quality... ...for complex SoC blocks and full-chip designs • Perform floorplanning...Full timeWork at officeImmediate startVisa sponsorshipNight shiftE-Space
Saratoga, CA12 days ago$120k - $243k
Hewlett Packard Enterprise is seeking an ASIC Design Engineer in Sunnyvale, California, to work on cutting-edge networking chips for routers and switches. The role involves detailed micro-architecture specifications, Verilog/System Verilog implementation, and collaboration...$120k - $400k
...vertically integrated full-stack solutions from silicon... ...micro-architects and design engineers to join our team as we... ...or subsets and/or chip-level silicon design deliverables... ...progress, area and timing closure towards various... ...-level functions with ASICs and SOCs from an...Full timeWork experience placementLocal area- ...Position: Physical Design Engineer II (eInfochips Inc) Job Description... ...STA for assigned partitions of ASIC chip adhering to strict schedules... ...encompassing synthesis, PnR, timing convergence and physical verification... ...) Time Type: Full time Job Category: Engineering...Full timeTemporary workWork at office
Arrow Electronics, Inc.
San Jose, CA1 hour ago - ...Physical Design Engineer - Location: San Jose OR Irvine, CA Our... ...experienced Senior SoC/ASIC Physical Design Engineer to take the lead on chip implementation efforts... ...tapeout schedules. Own full-chip PD execution: Handle... ..., place and route, timing analysis, noise analysis...Full timeH1bVisa sponsorshipRelocation package
Gyga Force Co
San Jose, CA4 days ago - We are looking for Sr. ASIC Design Engineer to join our rapidly growing ASIC design team focused on... ...managed power and performance IP and/or chip level micro-architectures,... ...to resolve customer issues and deliver timely results Teamwork spirit and effective...
$100k - $166.75k
NVIDIA is seeking an ASIC Design Engineer for new college grads in Santa Clara. The role involves designing memory subsystem components for NVIDIA's SOC Interconnects, collaborating with various teams to meet complex specifications. Qualified candidates will have a BS...$160k - $312k
...Comprising brilliant engineers and visionaries, the team designs and develops advanced AI inference chips tailored to accelerate... ...networks behind Full Self‑Driving (FSD) and... ...seeking a highly motivated ASIC RTL Design Engineer... ...Sick and Vacation time (Flex time for salary...Hourly payTemporary workFlexible hours$100k - $189.75k
Nvidia Corporation is seeking an ASIC Design Engineer - New College Grad 2026 to join our Memory Subsystem Team in Santa Clara, California. This role involves collaborating with various engineering teams to design innovative solutions and manage micro-architecture. Ideal...$136k - $218.5k
NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for the world’s leading GPUs and SoCs. This position offers an outstanding opportunity to influence the performance of the next generation GPU and SoC, allowing you...Work experience placementRemote work$175.8k - $264.2k
...all aspects of physical design verifications including... ...methodology for SOC, full chip integration flows, physical... ...variation, various timing margins and derates, and... ...with both Physical Design Engineers and foundry for new PDK... ...-scale integration (VLSI) design and experience...Full timeRelocation$140k - $200k
...fundamentally change the design, economics,... ...experienced Verification Engineer to join our engineering... ...blocks, subsystems, and full‑chip SoC levels Translate architecture... ...years of experience in ASIC verification for... ...Location This is a full‑time, exempt position based...Full timeWork at officeVisa sponsorshipNight shift$180k - $210k
...year Credo is engineering the future of high... ...Cables(AECs) all designed for maximum performance... ...As a Principal ASIC Design Engineer, you... ...system teams for chip bring-up and... ...synthesis and static timing analysis. ~ Experience... ..., equity and a full range of medical...Credo Semiconductor, Inc.
San Jose, CA5 days ago$250k - $280k
...speed training job completion times and tokens-per-second for... ...mode and has a world‑class engineering team with decades of experience... ...We are seeking a hands‑on ASIC Chip Design Lead to own chip design execution... ...micro‑architecture through full‑chip integration and timing...Full time$225k
...Description Job Description ASIC / VLSI ENGINEERS – RTL / STA / PD / DV (... ...+ years) for permanent , full-time , onsite roles in Silicon... ...within a leading semiconductor design services organization,... ...Experience at the SoC / full-chip level (not IP-only) ~ Solid...Full timePermanent employmentEtech Hi
Milpitas, CAa month ago$150k - $165k
Sr Design Verification Engineer Full-time: Salary + Benefits + Bonuses / Contractor Work Status: US citizen or Lawful Permanent Resident. Location: Sunnyvale CA Digital ASIC Verification Engineer We are looking for an experienced Digital ASIC Verification Engineer to...Full timePermanent employmentFor contractorsLocal area$124k - $171k
...Materials is a global leader in materials engineering solutions used to produce virtually every new chip and advanced display in the world. We design, build and service cutting-edge... ...solving Additional Information Time Type: Full time Employee Type: Assignee / Regular...Full timeRelocationApplied Materials
Santa Clara, CA3 days ago$135k - $155k
...goal of enabling human life on Mars. DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING) At SpaceX we’re... ..., validation, product engineering, ASIC implementation). In this role, you will... ...infrastructures around the globe. These chips are enabling connectivity in places it...Full timePermanent employmentTemporary workWorldwideWeekend work
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to ASIC/VLSI Design Engineer Chip Design · Full-time. Be the first to apply!
Related searches
- digital design engineer Cupertino, CA
- product design engineer Cupertino, CA
- senior software design engineer Cupertino, CA
- cad design engineer solidworks Cupertino, CA
- senior manager product engineering Cupertino, CA
- product engineer Cupertino, CA
- senior design verification engineer Cupertino, CA
- new product engineer Cupertino, CA
- design engineer Cupertino, CA
- data center design engineer Cupertino, CA