Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

ASIC/VLSI Design Engineer Chip Design · Full-time

Retym Israel Ltd

  • # ASIC/VLSI Design EngineerAustin, Texas · Full-time#### About The PositionWe are looking for talented and experienced VLSI Design Engineers/Micro-architects.As an VLSI Digital Design Engineer/Micro-architect, you'll have the opportunity to design highly sophisticated, innovative new cutting edge communication systems from scratch.**Key Responsibilities for a VLSI Design Engineer:****Work closely with Algorithm and Architecture teams*** Understand and translate high-level algorithmic requirements into efficient hardware implementations.**Learn and analyze relevant protocols and standards*** Interpret protocol specifications (e.g., Ethernet, etc.) and apply them accurately in design.**Participate in all design stages:*** **Micro-architecture definition*** **RTL coding (using Verilog/SystemVerilog)*** **Synthesis-friendly coding and timing-aware design****Collaborate cross-functionally:*** **Verification team:** For testbench development, debug support, and functional coverage closure.* **DFT team:** Ensure design is scan-insertable, supports ATPG, BIST, etc.* **Backend/Physical design team:** For floorplanning, timing closure, and routing feedback.**Participate in Design Reviews*** Present and defend design decisions in peer and formal reviews.**Perform Synthesis and Timing Analysis*** Generate synthesis constraints (SDC), run synthesis, and analyze timing reports.**Debug and Fix Functional/Timing Issues*** Collaborate in post-silicon or pre-silicon debug; use waveforms, assertions, and logic analyzers.**Optimize for Area, Power, and Performance (PPA)*** Identify bottlenecks and opportunities for improvement within RTL.**Documentation*** Maintain clear design documentation for reusability and reference (e.g., micro-architecture specs, interface docs).**Contribute to IP/SoC Integration*** Work on integrating design blocks into larger systems and handling system-level interfaces.**Participate in Silicon Bring-up and Validation (optional but valuable)*** Support bring-up of first silicon and assist with post-silicon validation, if applicable.**Keep up-to-date with Industry Trends and Tools*** Learn new EDA tools, languages, and methodologies (e.g., CDC, Linting, Formal Verification).#### Requirements**Job requirements:*** +5 years of experience as ASIC/VLSI digital design engineer* Strong Verilog/System-Verilog experience* Familiar with simulation tools/environments, verification methodologies* Strong team player, solid interpersonal skills* Entrepreneurial can-do attitude, self-motivated, able to work independently* BS/MS in EE/CE from lead universities**Background in one or more of the following domains is an advantage:*** Familiar with advanced design practices (Clock/Voltage domain crossing, Low Power Design, DFT)* Design DSP of oriented blocks* Ethernet (100G and above)* Scripting experience using several of the following: Python, Perl, TCL
  • J-18808-Ljbffr Retym Israel Ltd

Vacancy posted 21 hours ago
Similar jobs that could be interesting for youBased on the ASIC/VLSI Design Engineer Chip Design · Full-time in Cupertino, CA vacancy
  • Hybrid // Physical Design Engineer-ASICs, SoCs, VLSI Physical Design Engineer-ASICs, SoCs, VLSI Full time Sunnyvale, CA Job Description: Key Responsibilities: Block-Level Physical...  ...techniques . Top-Level Physical Design: Chip-Level Floorplanning & Hierarchical Design -... 
    Full time

    Talent Groups

    Sunnyvale, CA
    21 hours ago
  • $196k - $310.5k

     ...looking for a Senior ASIC Floorplan Design Engineer!NVIDIA is seeking a talented...  ...during early chip development.Drive the...  ...improvement opportunitiesSolve timing and routing...  ...with a concentration in VLSI and/or Computer...  ...CA, Santa Clara; US, TX, AustinType: Full time
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $168k - $264.5k

    NVIDIA is seeking ASIC Design Engineers with experience in agentic...  ...part of NVIDIA's "AI for chip design" team, you will...  ...verified, synthesis/timing clean design....  ...to Digital systems and VLSI design, Computer Architecture...  ...Clara; US, TX, Austin; US, NC, DurhamType: Full time
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

     ...are now looking for an ASIC Design Engineer. NVIDIA is seeking...  ...fully verified, synthesis/timing clean design.Support...  ...to Digital systems and VLSI design, Computer Architecture...  ...most power efficient chips in their class? If so,...  ...: US, CA, Santa ClaraType: Full time
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $116k - $189.75k

    We are now looking for an ASIC Design Efficiency Engineer! NVIDIA is seeking extraordinary methodology engineers...  ..., designers, verification and VLSI teams to craft the industries' top performing...  ....SummaryLocation: US, CA, Santa Clara; US, TX, Austin; US, NC, DurhamType: Full time
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

     ...Coherent Interconnects Design Team, you will be...  ...design of CPU on-chip interconnect network...  ..., synthesis and timing closure while collaborating...  ...in Electrical Engineering, Computer...  ...deep understanding of ASIC design flow including...  ...Santa Clara; US, OR, HillsboroType: Full time
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $136k - $218.5k

     ...looking for a top-notch ASIC engineer to join the team. The...  ...collaborates with the front design team to understand the...  ...requirements for the chip. The clocks team...  ...Optimization and Ease of timing closure to innovate and...  ...US, CA, Santa Clara; US, TX, AustinType: Full time
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    1 day ago
  • $116k - $189.75k

     ...to excellence guide us. As an ASIC Design Engineer, you will build powerful SoC...  ...delivering fully verified, synthesis/timing clean builds.Collaborating...  ...to Digital systems and VLSI design, Computer Architecture...  ...protected by law.SummaryLocation: US, CA, Santa ClaraType: Full time
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

     ...are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and...  ...at block level, cluster level, and/or full chip level, with a focus on netlist-...  ...of physical design, such as driving timing convergence, timing constraints generation... 
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    3 days ago
  • $168k - $264.5k

     ...are now looking for a Senior ASIC Design Engineer - DFX!NVIDIA has...  ...most complex semiconductor chips.What You’ll Be Doing:As a key...  ...drive innovation across the full silicon lifecycle—from pre-silicon...  ...design, verification, synthesis, timing, and backend teams to ensure... 
    Full time

    Nvidia

    Santa Clara, CA
    21 hours ago
  • A tech company in Cupertino is seeking an experienced ASIC/VLSI Design Engineer to design innovative communication systems. The role involves collaboration with multiple teams, RTL coding, and optimization of design for performance. Candidates should have over 5 years in... 

    Retym Israel Ltd

    Cupertino, CA
    3 days ago
  • $168k - $264.5k

     ...a Senior Physical Design Engineer. NVIDIA has continuously...  ...of GPU and other ASICs targeted at the...  ...flow automation, chip floorplan, power/...  ...assembly and P&R, timing closure.Craft designs...  ...in large VLSI physical design implementation...  ...Clara; US, TX, AustinType: Full time
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $121.9k - $195k

    Please Note:1. If you are a first time user, please create your candidate login account...  ...:We are seeking a Senior Digital VLSI Design Engineer with deep expertise in Synthesis, DFT,...  ...constraint creation process for synthesis, full-chip CDC/RDC methodology, establishing... 
    Full time
    Local area

    Broadcom

    San Jose, CA
    3 days ago
  • $120k - $250k

     ...seeking silicon physical design engineers to join our team as we...  ...or subsets and/or chip-level Physical Design deliverables...  ..., extraction, timing, power estimation, EMIR...  ...industry experience in ASIC Physical DesignGreat interpersonal...  ...base salary for this full-time position is... 
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    2 days ago
  • $155k - $222.6k

     ...team provides a unique experience for ASIC engineers by combining the resources offered...  ...this role, you'll work on closing timing at block, sub-chip, and full-chip levels, performing quality...  ...handling ECO tasks.Your ImpactAs an ASIC Design Engineer on the STA team, you will... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  • $136k - $218.5k

    NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world's leading GPUs and SoCs. This...  ...status, disability status or any other characteristic protected by law.SummaryLocation: US, CA, Santa ClaraType: Full time
    Full time
    Work experience placement
    Remote work

    Nvidia

    Santa Clara, CA
    1 day ago
  • $106.4k - $172.15k

     ...person. That’s why most of our teams work from the office full time, with flexibility when it’s needed. This model...  ...that drives great outcomes.Job SummaryYour Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking... 
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    4 days ago
  • $167.7k - $245.2k

     ...each other grow. Because full product development—from design to qualification to...  ...and work quickly. As an ASIC Design Verification Engineer, you will play a critical...  ...coverage, multi-chip/system simulation, post...  ...for defined periods of time.U.S. employees are eligible... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  • $165k - $241.4k

     ...Wireless products. We design networking hardware...  ...the most advanced ASICs in the industry....  ...functional coverage, multi-chip/system simulation,...  ...science/computer engineering/related degree and...  ...blocks/clusters/full chip level for ASIC...  ...defined periods of time.U.S. employees are... 
    Full time
    Temporary work
    Local area
    Worldwide
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  • $165k - $241.4k

     ...each other grow. Because full product development—from design to qualification to production...  ...a unique experience for ASIC engineers by combining the...  ...a deep understanding of timing constraints, including clock...  ...both block level and full-chip and validate them using industry... 
    Full time
    Temporary work
    Work at office
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    21 hours ago
  • $150k - $220k

     ...integration Author and review design specifications and...  ...Support synthesis and timing closure for the...  ...s degree in Electrical Engineering, Computer Engineering,...  ...years of experience in ASIC/SoC design with a focus...  ...Compensation & Location This is a full‑time, exempt position... 
    Full time
    Work at office
    Visa sponsorship

    E-Space SAS

    Saratoga, CA
    1 day ago
  • $136k - $264.5k

     ...We are now looking for a Senior ASIC Design Engineer to join our System ASIC team! NVIDIA has continuously...  ...new innovative flows to improve our chip yield and to address multiple sectors,...  ...the RTL design, logic synthesis, and timing analysis of several modules.... 
    Full time

    NVIDIA

    Santa Clara, CA
    2 days ago
  • $214.1k - $309.8k

     ...solutions for data centers by designing some of the most complex chips being developed in the...  ...with the opportunity to get full exposure to all aspects of...  ...world!Your Impact:As an ASIC Design Verification Leader...  ...Cisco for defined periods of time.U.S. employees are... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  • $143.8k - $230k

     ...Note:1. If you are a first time user, please create your candidate...  ...hands-on Principal Digital Design Engineer to serve as the Chip Lead for our next-...  ...architecture, microarchitecture, and full chip integration. You will...  ...industry experience in ASIC/SoC digital design, with a... 
    Full time
    Local area

    Broadcom

    San Jose, CA
    2 days ago
  • $183k - $247.6k

    Annapurna Labs designs silicon and software...  ...a short time ago—even yesterday. Our custom chips, accelerators, and...  ...looking for an ASIC Design Eengineer...  ...members develop your engineering expertise so you...  ...- 5+ years in VLSI engineering- 5+...  ...work including full-chip and subsystem... 
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    2 days ago
  • $163k - $237k

    Participate in the Physical Design of complex blocks....  ...and closure of the full chip and individual blocks...  ...degree in Electrical Engineering, Computer Engineering,...  ...place and route, and timing closure).Experience in...  ...driven systems. As an ASIC Physical Design Engineer... 
    Worldwide

    Google

    Sunnyvale, CA
    4 days ago
  •  ...we advance your career. THE ROLE: You will contribute to the ASIC (chip) design for high-performance network chips: AINIC and DPU. As a...  ...architecture, IP design, Physical Design teams, and product engineers to achieve first pass silicon success.THE PERSON:A successful... 

    AMD

    Santa Clara, CA
    3 days ago
  • $132k - $207k

     ...looking for a Senior Mask Layout Design Engineer, someone who is excited to...  ...work cross functionally with ASIC and mixed-signal engineers to...  ...designs for integration in VLSI products.Take part in floor planning...  ...protected by law.SummaryLocation: US, CA, Santa ClaraType: Full time
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $116k - $189.75k

     ...impact on the world.NVIDIA’s VLSI team transforms...  ...nodes. Our team drives IP design, and verification for chips of unmatched complexity —...  ...Unlike typical VLSI roles, engineers here directly shape products...  ...protected by law.SummaryLocation: US, CA, Santa ClaraType: Full time
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $132k - $207k

    Are you a Mask Layout Design Engineer who is seeking an outstanding opportunity...  ...toolsYou'll work with ASIC and mixed-signal engineers to...  ...customize designs for integration in VLSI products.Job duties will...  ....SummaryLocation: US, CA, Santa Clara; US, CA, RemoteType: Full time
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to ASIC/VLSI Design Engineer Chip Design · Full-time. Be the first to apply!