Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior Silicon Design Engineer - ASIC, Power & Timing

AMD

AMD, Inc. in Santa Clara, CA, is hiring SMTS Silicon Design Engineer to research, design, develop, and test ASIC components and systems. You will lead architecture, logic design, verification, and documentation for advanced ASIC projects. Collaborate with cross-functional teams, optimize power and timing, and drive significant technical challenges from concept through tape-out. Four years' experience or higher is required, with a Master’s degree preferred. #J-18808-Ljbffr AMD

Vacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the Senior Silicon Design Engineer - ASIC, Power & Timing in Santa Clara, CA vacancy
  •  ...Santa Clara, CA is seeking an SMTS Silicon Design Engineer to research, design, develop, and test ASIC components and systems for...  ...architecture and logic design, perform timing analysis, verification, and...  ...for simulation and drive power and timing optimizations across... 
    Senior

    Advanced Micro Devices, Inc.

    Santa Clara, CA
    3 days ago
  • Advanced Micro Devices (AMD) is seeking a Sr. Silicon Design Engineer to research, design, develop, and test electronic components and systems for ASIC development. The role involves architecture design, verification, and documentation, plus simulation interface definitions... 
    Senior

    Advanced Micro Devices

    Santa Clara, CA
    3 days ago
  • $136k - $218.5k

     ...looking for a top-notch ASIC engineer to join the team. The...  ...with the front design team to understand the...  ...The team works with the silicon solution team to triage...  ...physical constraints.Improve Power, Performance, and Area...  ...and Ease of timing closure to innovate and... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    2 days ago
  • $163k - $237k

    Participate in the Physical Design of complex blocks....  ...achieve the best Power/Performance...  ...in Electrical Engineering, Computer Engineering...  ...and route, and timing closure).Experience...  ...developing custom silicon solutions that power...  ...systems. As an ASIC Physical Design Engineer... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    4 days ago
  • $168k - $264.5k

    We are now looking for a Senior ASIC Design Engineer - DFX!NVIDIA has continuously...  ...architecture, verification and post-silicon validation on some of the...  ..., verification, synthesis, timing, and backend teams to...  ..., STA, place & route, and power optimization.Experience in... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    5 hours ago
  • $168k - $264.5k

    We are now looking for a Senior ASIC Design Engineer.NVIDIA is seeking ASIC Design...  ...high performance, area and power efficient RTL to achieve design...  ...fully verified, synthesis/timing clean design.Collaborate...  ...other designers, pre- and post-silicon verification teams,... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    2 days ago
  •  ...California is looking for an experienced ASIC Design Engineer to join their Integrated Wireless...  ...architecture specifications and design low-power solutions within the full ASIC development...  ...ASIC design, low power strategies, and silicon debug. This role offers a competitive... 
    Senior

    Qualcomm

    Santa Clara, CA
    5 days ago
  • $175k - $280k

     ...human life on Mars.SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING)At SpaceX we’re...  .... synthesis, floorplanning, power/ground grid generation, place and route, timing, noise, physical verification...  ...range: Physical Design Engineer/Senior: $175,000.00 - $280,000.00/... 
    Senior
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    4 days ago
  • $167.7k - $245.2k

     ...central to the AI era, powering Cisco’s core...  ...Our innovations in silicon, optics, and hardware...  ...product development—from design to qualification to...  ...Verilog RTL to meet timing, performance, and power...  ...or Computer engineering and 7+ years of ASIC Design related experience... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago
  • $136k - $218.5k

    NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world...  ..., clocking, voltage regulation and silicon correlation.Own the unit and sub-...  ...characteristic protected by law.SummaryLocation: US, CA, Santa ClaraType: Full time
    Senior
    Full time
    Work experience placement
    Remote work

    Nvidia

    Santa Clara, CA
    1 day ago
  • $167.7k - $245.2k

     ...central to the AI era, powering Cisco’s core...  ...Our innovations in silicon, optics, and hardware...  ...product development—from design to qualification to...  ...work quickly. As an ASIC Design Verification Engineer, you will play a critical...  ...defined periods of time.U.S. employees are... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  • AMD, in Santa Clara, CA, is seeking a Silicon Design Engineer to research, design, develop, and test electronic...  ...simulation, and documentation for ASIC development. Under supervision, you will verify designs, optimize timing and power, and contribute to the entire design... 

    AMD

    Santa Clara, CA
    3 days ago
  • ## ASIC/VLSI Design EngineerAustin, Texas · Full-time#### About The PositionWe are looking for talented...  ...VLSI Design Engineers/Micro-architects.As an...  ...** Collaborate in post-silicon or pre-silicon debug; use...  ...analyzers.**Optimize for Area, Power, and Performance (PPA)*... 
    Full time

    Retym Israel Ltd

    Cupertino, CA
    5 days ago
  • $136k - $218.5k

     ...Architecture team is hiring a Senior Power Integrity Co-Design Engineer to architect and deliver di/dt mitigation across silicon, package, board, and...  ...Circuit Design , Power-Arch, ASIC, and platform teams. You'...  ...by law.SummaryLocation: US, CA, Santa ClaraType: Full time
    Senior
    Full time
    Live in

    Nvidia

    Santa Clara, CA
    1 day ago
  • $168k - $264.5k

     ...are now looking for a motivated Senior Circuit Design Engineer to join our dynamic and growing Power Circuits Solutions Group. If...  ...Matlab/Simulink, industry standard silicon EDA tools (Cadence) and circuit...  ...by law.SummaryLocation: US, CA, Santa ClaraType: Full time
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $163k - $236k

    Senior RTL Design Engineer, Digital Signal Processing corporate_fare...  ...filters, interpolators, or timing recovery. Experience...  ...understanding of low-power design techniques and...  ..., developing custom silicon solutions that power...  ...technology building ASICs for high-speed... 
    Senior
    Worldwide

    Google Inc.

    Sunnyvale, CA
    2 days ago
  • $145k - $234.5k

     ...Senior ASIC Design Verification Engineer (Hardware) Senior ASIC Design Verification Engineer...  ..., we believe in the power of collaboration and value...  ...employees generally work full time from our office with flexibility...  ..., emulation, and silicon validation. Your Impact... 
    Senior
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    9 hours ago
  • $120k - $250k

     ...quality and availability. MatX is seeking silicon physical design engineers to join our team as we create best-...  ...sign-off (equivalency, extraction, timing, power estimation, EMIR, physical...  ...equivalentMinimum 8 years of industry experience in ASIC Physical DesignGreat interpersonal... 
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    2 days ago
  • $163k - $236k

     ...Learning IPs for Google Silicon SoCs.Define...  ...Participate in synthesis, timing/power estimation, and Field-...  ...degree in Electrical Engineering, Computer Engineering,...  ...of experience with RTL design using Verilog/System Verilog...  ..., interconnects, and ASIC methodology.Preferred... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    5 hours ago
  • $136k - $218.5k

     ....We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and...  ...physical design of high-frequency and low-power CPUs, GPUs, SoCs at block level,...  ...of physical design, such as driving timing convergence, timing constraints... 
    Senior
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    3 days ago
  • $196k - $310.5k

    We are now looking for a Senior ASIC Floorplan Design Engineer!NVIDIA is seeking a talented ASIC Floorplan Engineer...  ...improvement opportunitiesSolve timing and routing congestion issues with physical...  ...tool development), chip floorplan, power/clock distribution, packaging, P&R... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

     ...Coherent Interconnects Design Team, you will be responsible...  ..., synthesis and timing closure while collaborating...  ...area, performance and power goals of the on-chip...  ...s Degree in Electrical Engineering, Computer Engineering or...  ...deep understanding of ASIC design flow including RTL... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  •  ...help solve them.AMD is powering the next generation...  ...and AI. Whether you’re designing next-gen processors,...  ...Inc., is hiring Sr. Silicon Design Engineer to Research, design,...  ...or documentation for ASIC development. Determine...  ...place and route, and timing and power use. Work on... 
    Senior
    Internship

    AMD

    San Jose, CA
    5 hours ago
  • $168k - $264.5k

    NVIDIA is seeking ASIC Design Engineers with experience in agentic AI to help design and implement the...  ...implement high performance, area and power efficient RTL to achieve design targets...  ...and deliver a fully verified, synthesis/timing clean design.Collaborate and coordinate... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    4 days ago
  • $163k - $236k

     ...code to generated RTL.Design and maintain advanced...  .../UVM for RTL timing and system interactions...  ...verifiability and mentor junior engineers on the nuances of HLS...  ..., developing custom silicon solutions that power the future of Google'...  ...custom video codec ASICs for YouTube by... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    2 days ago
  • $175k - $280k

     ...with the ultimate goal of enabling human life on Mars.SR. ASIC DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience...  ...& BENEFITS: Pay range: Design Verification Engineer /Senior: $175,000.00 - $280,000.00/per year Your actual level and... 
    Senior
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    2 days ago
  • $141.91k - $269.1k

     ...Description: The Role and ImpactAs a Senior Silicon Photonics Design Engineer, you will play a pivotal role in the...  ..., ensuring they meet performance, power, and reliability requirements. Leveraging...  ...(such as work model, location or time type) are subject to change.*... 
    Senior
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $165k - $241.4k

     ...the Team Join the Cisco Silicon One team in developing...  ...unique experience for ASIC engineers by combining the...  ...Participate in the ASIC design verification for Cisco...  ...create solutions that power how humans and technology...  ...defined periods of time.U.S. employees are eligible... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    3 days ago
  •  ...Amazon seeks a Sr. Physical Design STA Engineer to build scalable timing solutions for cloud server platforms in Cupertino. You will develop and optimize...  ...STA tools, scripting, and a track record of delivering high-performance, cost-effective silicon. #J-18808-Ljbffr
    Senior
    Full time

    Amazon

    Cupertino, CA
    10 hours ago
  • $168k - $264.5k

     ...boundary of architecture, silicon, firmware, software...  ....We're the Silicon Design for Productization...  ...Group, and we turn power and thermal design...  ...'re looking for an engineer who reasons from...  ..., and shorten time to market.Serve as...  ...features on sophisticated ASIC or SoC programs.... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior Silicon Design Engineer - ASIC, Power & Timing. Be the first to apply!