Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

RTL Design & Integration Engineer

Advanced Micro Devices Inc

ADVANCE YOUR CAREER. ADVANCE THE WORLD. At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future. Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger — technology that moves the world forward. Join us and, together, we’ll advance your career.THE ROLEAs a key member of AMD’s FPGA Product development team, you will have various responsibilities in the technical execution of Adaptive & Embedded Computing Group (AECG) device programs from conception & planning to productization. You will leverage modern RTL design methodologies, advanced EDA tools, and AI-driven automation in supporting PPA, cost and schedule optimized Silicon implementation and first-time-right SW solution.THE PERSONYou are passionate about HW architecture, Digital design, and building cutting-edge silicon. As a strong problem solver and analytical thinker, you bring collaboration, communication, and adaptability to cross-functional teams spanning multiple time zones.KEY RESPONSIBILITIESCollaborate with architects, hardware engineers, and SW-FW engineers to understand the product requirements and IP features.Build early-stage RTL designs based on product and architecture intent driving Silicon and Solution co-development.Build and enhance AI-driven infrastructure to accelerate IP integration and improve development timelines.Apply data-driven methodologies to align engineering teams across next-generation products and technology nodes.Support functional simulation and software quality checks, ensuring robust verification coverage.Partner with global teams to achieve seamless integration and delivery.PREFERRED EXPERIENCEExpertise in RTL design (Verilog/SystemVerilog), including digital/analog block implementation.Understanding of VLSI design flow, from RTL through Physical Design and GDSII.Familiarity with Physical Implementation processes: floorplanning, synthesis, P&R, STA.Experience with EDA tools (Synopsys Design Compiler, Primetime, VCS; Cadence Virtuoso).Knowledge of UVM/OVM verification, simulation environments, and debugging.Understanding of FPGA architecture and usage models is a plus.Proficiency in scripting (Perl, Tcl, Python, Shell) for design automation.Excellent communication skills and ability to thrive in a fast-paced, global environment.ACADEMIC QUALIFICATIONSBachelor’s or Master’s in Computer Engineering or Electrical Engineering.This role is not eligible for visa sponsorship. #LI-BW2#LI-HYBRIDBenefits offered are described: AMD benefits at a glance.AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.This posting is for an existing vacancy.

Vacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the RTL Design & Integration Engineer in San Jose, CA vacancy
  •  ...career. THE ROLE:Join AMD's Silicon Design team to design and develop cutting-...  ...products. As a Senior ASIC Design Engineer, you will own the complete RTL design lifecycle from micro-architecture...  ..., verification, physical design integration, and post-silicon validation.Timing... 
    Suggested

    AMD

    San Jose, CA
    2 days ago
  •  ...programmable embedded IP, resulting in final designs that meet product defined power,...  ...and experience collaborating with other engineers located in different sites/timezones. You...  ...failures to determine the root cause; work with RTL and firmware engineers to resolve design... 
    Suggested

    AMD

    San Jose, CA
    5 days ago
  • $100k

     ...Tenstorrent is seeking a highly skilled Physical Design Engineer to drive the critical Die-to-Die (D2D) Physical Implementation from RTL to GDSII. This role demands deep expertise...  ...that come with them (timing, signal integrity, power integrity).Detail-oriented and methodical... 
    Suggested
    Permanent employment
    Remote work

    Tenstorrent

    Santa Clara, CA
    1 day ago
  •  ...beyond. Together, we advance your career. THE ROLE: AMD SerDes Technology team is searching for a passionate and innovative RTL design engineer to develop high-performance, multi-protocol wireline transceivers in state-of-the-art CMOS processes.THE PERSON:  You have an... 
    Suggested

    AMD

    San Jose, CA
    1 day ago
  • $121.9k - $195k

     ...of delivering high-quality SystemVerilog RTL in advanced process nodes (5nm and below)...  ...and possesses a deep understanding of RTL Design, PPA optimization, clock domain crossing...  ...industry experience with a focus on SoC integration, LPDDR5/6, DDR4/5 and/or high-speed SerDes... 
    Suggested
    Full time
    Local area

    Broadcom

    San Jose, CA
    3 days ago
  • $200k - $250k

    Job Title: Principal RTL Design Engineer - PCIe / CXL / High-Speed SoCLocation: Santa Clara, CACompensation: $200K - $250K base DOE plus bonus and RSUs ($300K - $350K+ total comp.)Requirements: RTL Design, Verilog / SystemVerilog, PCIe / CXL / Ethernet / UALink, High-Speed... 

    CyberCoders

    Santa Clara, CA
    1 day ago
  •  ...Our client is seeking a dedicated ASIC RTL Design Engineer to join their innovative team. As an ASIC RTL Design Engineer, you will be an integral part of the design and development of cutting-edge System on Chips (SoCs), supporting a dynamic and collaborative environment... 
    Weekly pay
    Temporary work
    Flexible hours

    Manpower Group Inc.

    San Jose, CA
    2 days ago
  •  ...ASIC RTL Design Engineer Responsible for microarchitecture and RTL design of high performance data processing chip. Micro-architecture definition, writing micro-architecture specifications. Write high performance and low power Verilog RTL, synthesis and timing closure... 

    InterSources

    Santa Clara, CA
    1 day ago
  • $2,000 per month

     ...hardware for frontier intelligence. We co-design chips, racks, software, and manufacturing...  ...-tier investors and staffed by leading engineers, Etched is redefining the infrastructure...  ...growing industry in history. Job Summary As an RTL Engineer at Etched, you will be critical... 
    Work experience placement
    Work at office
    Relocation package

    The Consensus

    San Jose, CA
    6 days ago
  • $129.3k - $225.3k

     ...great opportunity for a results-oriented and highly motivated RTL Design Engineer. This is an exciting position in the world class Apple...  ...flows fundamental to modern silicon engineering: modeling and integrating high-performance mixed-signal and analog IPs into high-... 
    Relocation

    Apple Inc.

    Cupertino, CA
    6 days ago
  • We have following urgent role with our DIRECTclient. Title: RTL Design Engineer Location: Santa Clara, CA & Hudson, MA. Duration: 6+ Months Communication techniques (PHY, FFT, Filters, modulations, coding, acquisition) Wireless or wireline modem communications or DSP... 

    Redolent Infotech Pvt. Ltd.

    Santa Clara, CA
    4 days ago
  •  ...Job Description Job Description Design Engineer Build the Next Generation of Memory and...  ...digital design, SoC architecture, and RTL development. As part of our global engineering...  ...memory-related products Support SoC integration, including soft-IP RTL integration and... 
    Ongoing contract
    Local area
    Work visa

    CyberCoders

    San Jose, CA
    9 days ago
  • $138k - $197k

     ...developing improvements in overall design.Design and document one or...  ...'s degree in electrical engineering, computer engineering, computer...  ...ASICs, etc.).Experience with RTL design using Verilog or SystemVerilog...  ...on TPU architecture and its integration within AI/ML-driven systems.... 
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  • $163k - $236k

     ...Develop implement, and maintain design blocks or components.Develop SystemVerilog RTL to implement logic for ASIC products...  ...Bachelor's degree in Electrical Engineering, Computer Engineering, Computer...  ...on TPU architecture and its integration within AI/ML-driven systems.You... 
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  • Responsibilities: • Architect, design and implement new features, performance improvements...  ...is a plus. • Proficiency with hardware (RTL) design in Verilog, System Verilog, or VHDL...  ...work well with others and a belief that engineering is a team sport. • Knowledge of at least... 

    Baidu

    Sunnyvale, CA
    3 days ago
  • $138k - $197k

     ...performant, and power-efficient RTL code primarily in...  ...drive block-level and chip-level integration efforts for the machine learning...  ...continuous enhancement of internal design tools, flows, and...  ...Bachelor's degree in Electrical Engineering, Computer Engineering, Computer... 
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  • $163k - $236k

     ...area, and power requirements.Integrate internal and external intellectual...  ...into complex silicon designs and multi-component subsystems.Execute production-grade RTL coding, debug intricate function...  ...multi-disciplinary and multi-site engineering groups to resolve architectural... 
    Worldwide
    Night shift

    Google

    Mountain View, CA
    3 days ago
  • $138k - $197k

     ...microarchitecture for a subsystem.Integrate internal and/or external IP....  ...to medium size IP.Perform RTL coding, function/performance...  ...Bachelor's degree in Electrical Engineering, Computer Engineering,...  ...architecture.Experience with ASIC design methodologies for clock... 
    Worldwide
    Night shift

    Google

    Mountain View, CA
    2 days ago
  •  ...computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI...  ...motivated and experienced Staff Design Engineer to join our AECG Fabric team. In this role...  ...will lead and contribute to the design, integration, and characterization of Phase-Locked Loops... 

    AMD

    San Jose, CA
    3 days ago
  •  ...RTL Design Engineer Location - Mountain View, CA Duration: Full Time/ Contract Day 1 onsite Description: Responsibilities RTL, Arithmetic CPU, ALU, Design Processer, and resolving system level challenges. Candidate must have excellent Verilog and System... 
    Full time
    Contract work

    Keylent Inc

    Mountain View, CA
    1 day ago
  • $163k - $236k

     ...microarchitecture for digital designs within the TPU.Partner with...  ...develop test plans and debug RTL, and collaborate with Physical...  ...internal design tools, flows, and engineering methodologies.Minimum...  ...on TPU architecture and its integration within AI/ML-driven systems.... 
    Worldwide

    Google

    Sunnyvale, CA
    4 days ago
  • $175k - $280k

     ..., with the ultimate goal ofenabling human life on Mars. SR. RTL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we’re leveraging our experience...  ...-architecture, implement the RTL in Verilog/System Verilog, integrate that in top level and deliver the fully verified, synthesis/... 
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Sunnyvale, CA
    4 days ago
  •  ...a minimum of 8-15 years of experience. Hands-on knowledge of SystemVerilog and Verilog is mandatory . Solid understanding of ASIC design methodologies, including simulation, verification, synthesis, and timing adjustments. Proven expertise in designing and optimizing... 

    InterSources Inc

    Saratoga, CA
    6 days ago
  • Acceler8 Talent is seeking an experienced RTL Engineer to join a record-breaking startup...  ...What you'll do: Own the top-level RTL integration of large, complex SoCs from subsystem drop...  ...across milestones (integration freeze, design freeze, tapeout). Work closely with subsystem... 

    Acceler8 Talent

    Mountain View, CA
    3 days ago
  • $138.2k - $190.1k

     ...benefits of sustainable air mobility. We are designing, manufacturing, and operating an all-...  ...'s rapid-prototyping, cross-functional engineering team supporting advanced and defense-...  ...Programs Engineer - Platform Design & Integration brings deep integration and... 
    Permanent employment
    Local area

    Archer Aviation

    San Jose, CA
    1 day ago
  • $175k - $275k

     ...high-speed inference.About The RoleAs a lead front-end design engineer, you will be a key part of the world-class team designing...  ...Scale Engine (WSE). This role requires deep expertise in RTL design and integration, with a strong focus on delivering high-performance,... 

    Cerebras Systems

    Sunnyvale, CA
    2 days ago
  •  ...technology, as well as be involved in the design of high performance digital circuits...  ...system. Your responsibilities will include RTL coding, simulation, synthesis, timing closure...  ...level and behavioral level. As a design engineer, you will prepare test methods and... 
    Local area

    Texas Instruments

    Santa Clara, CA
    4 days ago
  • $168k - $264.5k

     ...computing.We are now looking for a motivated Senior Circuit Design Engineer in Power Modeling and Simulation to join our dynamic and growing...  ...Matlab/Simulink, Simplis, Spice, verilogAMS, mixed-signal RTL+spice, s-parameters, etc.Familiarity/experience with industry-standard... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $184k - $287.5k

     ...impact on the world.What does it take to turn chip-design intent into reliable production workflows? Our Engineering Workflow Platform team builds the user-facing...  ...Semiconductor-design or EDA workflow experience across RTL, synthesis, place-and-route, timing, signoff, ECO,... 
    Full time
    Immediate start

    Nvidia

    Santa Clara, CA
    5 days ago
  • $136k - $218.5k

     ...clocks group is looking for a top-notch ASIC engineer to join the team. The Team is responsible...  .... The team collaborates with the front design team to understand the clocking...  ...and implement new Clocking topologies in RTL.Collaborate with Physical design and timing... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to RTL Design & Integration Engineer. Be the first to apply!