Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Formal Verification Engineer

$150.4k - $225.3k

Apple

Formal Verification Engineer

Do you love creating elegant solutions to highly complex challenges? Do you intrinsically see the importance in every detail? As part of our Silicon Technologies group, you'll help design and manufacture our next-generation, high-performance, power-efficient processor, system-on-chip (SoC). You'll ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions. Joining this group means you'll be responsible for crafting and building the technology that fuels Apple's devices. Together, you and your team will enable our customers to do all the things they love with their devices. Learn from the best Formal Verification team in the world and acquire experience being at the center of a System-on-a-chip (SoC) design verification effort collaborating with design. Are you passionate about changing the world? We have a critical impact on getting high quality functional products to millions of customers quickly.

As a formal verification engineer working the complete formal verification for single or multiple design blocks and IP's (CPU, Cellular and Connectivity IP, Audio and Image Processing IP, Neural Networks IP, Memory/DMA Controller, Security IP, Peripheral IP, Interconnects, Power management subsystems, etc.), you will be responsible for:

  • Working with Apple Silicon's world-class Security Enclave design engineers to develop a formal micro-architecture specification
  • Developing comprehensive formal verification test plan that includes unique security requirement verification
  • Proving properties of the design, finding design bugs, and working closely with design teams to help improve the micro-architecture.
  • Crafting novel and creative solutions for modelling security attacks and proving robustness of complex design micro-architectures
  • Developing and implementing re-usable and optimized formal models and verification code base
  • Architecting correct-by-construction design methodologies for improved formal verification efficiency and productivity.

Minimum Qualifications:

  • Bachelor's degree
  • 3 years of relevant industry experience in silicon validation software engineering or related field.

Preferred Qualifications:

  • Hands on experience with VLSI and digital logic design and verification techniques or formal methods and their application to hardware, software, or systems
  • Interest in learning and becoming an expert in SoC, CPU, GPU, or Cellular designs.
  • Detail oriented approach and desire to overcome challenges is required.
  • Formal Method or Formal Verification technologies knowledge is a plus.
  • Knowledge and experience in interpreting hardware specifications.
  • Temporal logic assertion-based languages such as SVA or PSL.
  • Experience in using EDA formal tools and tool development experience is plus.
  • Proficiency in any scripting language with excellent debugging skills.
  • Excellent interpersonal skills.
  • Passionate about developing world-class/innovative formal verification solutions.
  • Exposure to CPU instruction-set architectures, memory consistency or cache coherence principles

Pay & Benefits:

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $150,400 and $225,300, and your base pay will depend on your skills, qualifications, experience, and location. Apple employees also have the opportunity to become an Apple shareholder through participation in Apple's discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple's Employee Stock Purchase Plan. You'll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program. Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant At Apple, we believe accessibility is a fundamental human right. You'll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong. Learn about accessibility in Apple's workplace Learn about reasonable accommodations for job applicants Apple accepts applications to this posting on an ongoing basis. Submit Resume Back to search results See all roles in Cupertino

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Formal Verification Engineer in Cupertino, CA vacancy
  •  ...Our client in the semiconductor industry, is seeking a Formal Verification Engineer to join their team. As a Formal Verification Engineer, you will be part of the Verification Department supporting ASIC and SoC verification efforts. The ideal candidate will demonstrate... 
    Suggested
    Weekly pay
    Temporary work
    Remote work
    Flexible hours

    Experis/Manpower Group

    Santa Clara, CA
    1 day ago
  •  ...the things they love with their devices.Learn from the best Formal Verification team in the world and acquire experience being at the center...  ...customers quickly. Description As a formal verification engineer working the complete formal verification for single or... 
    Suggested

    Apple

    Santa Clara, CA
    1 day ago
  •  ...About this Role In this role, you'll build formal proofs of design correctness using model checking, property verification, and equivalence analysis. You'll collaborate...  ...ML research teams to develop hybrid formal engines that reason about AI-generated hardware at... 
    Suggested

    Voltai, Inc

    Palo Alto, CA
    1 day ago
  • $160k - $275k

     ...availability. We build the full stack—from silicon and rack design through compilers, kernels, and ML models. We are seeking a Formal Verification Engineer to bring rigorous mathematical guarantees to our hardware and software at every layer of the stack. What You'll Do... 
    Suggested
    Daily paid
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours
    Shift work

    MatX

    Mountain View, CA
    3 days ago
  •  ...HarmonicAt Harmonic, we are building a mathematical reasoning engine that operates with absolute precision. While most AI makes...  ...what we are working on! About the Role We are seeking a Formal Verification Engineer to verify production hardware and software with... 
    Suggested

    Rainfall Ventures

    Palo Alto, CA
    12 hours ago
  •  ...Job Title: Formal Verification Engineer Location: San Jose, CA - Full Time Job Description: We are looking for formal verification experts to ensure design correctness using mathematical verification techniques and advanced formal tools.... 
    Full time

    SWITS DIGITAL Private Limited

    San Jose, CA
    1 day ago
  • $200k

     ...Role Overview We are looking for a talented Senior Formal Verification Engineer to define, own, and scale the formal verification effort that hardens Velaura's next-generation Physical AI SoC. You will apply formal methods to the hardest correctness problems in the design... 
    Full time
    Flexible hours

    Velaura AI

    Santa Clara, CA
    2 days ago
  •  ...NVIDIA’s Clocks team is seeking an experienced ASIC Design Verification Engineer to enhance the quality of clocking and reset logic for SOC and...  ...flows like SV constraint random verification, UVM, formal verification, and coverage metrics. ~ Exposure to block-level... 

    AnySilicon

    Santa Clara, CA
    12 hours ago
  •  ...ASIC Verification Engineer This role has been designed as 'Hybrid' with a requirement that you will work on average 2 days per week from an...  ...flows (e.g., Jenkins). Understanding of low-power (UPF) or formal verification methodologies. Own and drive block-level/... 
    Work at office
    2 days per week

    Hewlett Packard Enterprise

    Sunnyvale, CA
    18 hours ago
  • $116k - $189.75k

     ...NVIDIA’s Clocks team is looking for an experienced ASIC Design Verification engineer to join our team! The NVIDIA Clocks Team is committed to...  ...flows like SV constraint random verification, UVM, Formal Verification, Coverage metrics, profiling tools, X prop, etc... 
    Full time

    NVIDIA

    Santa Clara, CA
    4 days ago
  • $167.1k - $250.7k

     ...Design Verification Engineer As a Design Verification Engineer, you will work with Chip Architects to validate the concepts of CPU and SOC...  ...performing CPU Verification. Advance techniques such as: Formal, Assertions, and Silicon bringup, is helpful. In-depth knowledge... 
    Work experience placement

    Qualcomm

    Santa Clara, CA
    1 day ago
  • $80k - $100k

     ...with the World's leading AI-first Quality Engineering Company? Ready to advance your career,...  ...at QualityAI! We are looking for a Verification Engineer to join our growing team in...  ...creation and review. Develop and execute formal test protocols, ensuring alignment with... 
    Casual work
    Local area
    Flexible hours

    QualiTest Group

    Santa Clara, CA
    18 hours ago
  • $140k - $200k

     ...life. We are seeking a highly skilled and experienced Verification Engineer to join our engineering team. In this role, you will be...  ...the following: Advanced assertion-based verification or formal intent Exposure to gate-level simulation, formal verification... 
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    eSpace

    Saratoga, CA
    18 hours ago
  • $136k - $218.5k

     ...NVIDIA is actively searching for talented Senior Verification Engineers to ensure the integrity and excellence of our industry-leading SoCs and...  ...design checks (SVA), code coverage, functional coverage, and formal test plan documentation. ~ Strong debugging and analytical... 

    NVIDIA

    Santa Clara, CA
    1 day ago
  • $138k - $197k

    Plan the formal verification strategy, create the properties and constraints for the digital design blocks.Utilize formal property verification...  ....Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field... 
    Worldwide

    Google

    Sunnyvale, CA
    17 hours ago
  • $157k - $235k

     ...We Are Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered...  ...tomorrow. You Are You have spent years working with formal verification tools and you know the difference between a tool that runs... 

    Synopsys Inc

    Sunnyvale, CA
    1 day ago
  • $122.7k - $214.3k

     ...technology from concept through production. As a Wireless Radio Verification Engineer, you'll ensure first-time-right silicon success through...  ..., a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement... 
    Worldwide
    Relocation

    Apple

    Sunnyvale, CA
    12 hours ago
  •  ...Application Engineering Application Engineering Description Chips Talk, We Listen...  ...a We are looking for a Senior Design Verification Engineer to join a global team of Application...  ...test Knowledge ofCDC/RDC, formal verification, and low-power flows Good... 
    Work at office

    proteanTecs

    Santa Clara, CA
    12 hours ago
  •  ..., and Oracle.THE PERSON:We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability to drive...  ...verification, power‑aware verification (UPF), or formal verificationFamiliarity with FPGA/HAPS‑based validation and... 

    AMD

    Santa Clara, CA
    1 day ago
  • $150.4k - $225.3k

     ...Design Verification Engineer Imagine what you can do here. Apple is a place where extraordinary people gather to do their lives best work....  ..., a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement... 
    Relocation

    Apple

    Cupertino, CA
    1 day ago
  •  ...Description:About the RoleIntel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own end...  ...and resources across teamsDrive convergence of simulation and formal verification into unified bug hunting and coverage closure... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    1 day ago
  • $75k - $275k

     ...Design Verification Engineer We are looking for talented Design Verification Engineers to help verify and deliver Velaura's next-generation...  ...verification environments using SystemVerilog, UVM, C/C++, assertions, formal verification, emulation, and related methodologies.... 
    Flexible hours

    Auradine

    Santa Clara, CA
    1 day ago
  • $129.2k - $209k

     ...great outcomes. Job Summary Your Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our...  ...work on diverse platforms including simulation, emulation, formal verification, and silicon validation. We expect office-based... 
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    1 day ago
  • $126.8k - $190.9k

     ...that team there's no telling what you could accomplish. Design Verification Engineers at Apple are responsible for verifying the functionality and...  ..., a range of discounted products and free services, and for formal education related to advancing your career at Apple,... 
    Relocation

    Apple

    Cupertino, CA
    1 day ago
  •  ...system.DescriptionWe are looking for an experienced design verification engineer to join our SoC team at Baidu’s Sunnyvale office. The successful...  ..., Ethernet, HBM, GDDR, DDR, MMU, Cache).Familiar with C/C++.Formal Verification (Model Checking, Equivalence Checking).... 
    Work at office

    Baidu

    Sunnyvale, CA
    1 day ago
  •  ...Senior Design Verification Engineer This role has been designed as 'Hybrid' with a requirement that you will work on average 2 days per week...  ...AXI, AHB, APB, AMBA, I2C, SPI, or UART. Experience with formal verification tools and techniques (e.g., JasperGold, VC Formal... 
    Work at office
    2 days per week

    Hewlett Packard Enterprise

    Sunnyvale, CA
    4 days ago
  •  ...Senior Design Verification Engineer Location: On-site in Santa Clara, CA Job Type: Full-Time Client is an innovative high-tech startup...  ...and constrained random testing, assertion-based verification, formal analysis, and functional verification. Perform RTL code coverage... 
    Full time

    InterSources

    Santa Clara, CA
    1 day ago
  •  ...Design Verification Engineer We are seeking a skilled Design Verification Engineer to join our hardware engineering team. The ideal candidate...  ...SoC-level verification, assertion-based verification, or formal verification. Knowledge of AMBA protocols (AXI, AHB, APB)... 

    Redolent

    Santa Clara, CA
    4 days ago
  •  ...Intel is seeking a Senior Design Verification Engineer for the Silicon Chassis team, focusing on end-to-end verification of critical chassis...  ...resources across teams. Drive convergence of simulation and formal verification into unified bug hunting and coverage closure... 

    AnySilicon

    Santa Clara, CA
    12 hours ago
  •  ...Design Verification Engineer Location: Sunnyvale, CA Rate: 50/hr W2 Client is Microsoft Required: ~7+ years of ASIC verification experience...  ...desired C/C++ experience is desired Scripting skills(Perl, Python) Formal verification experience is a plus... 

    Omega Solutions

    Santa Clara, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Formal Verification Engineer. Be the first to apply!