Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Principal FPGA Design Engineer

AMD

ADVANCE YOUR CAREER. ADVANCE THE WORLD. At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future. Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger — technology that moves the world forward. Join us and, together, we’ll advance your career.THE ROLE:AMD's Network Technology Solutions Group (NTSG) is seeking a Principal FPGA system engineer to provide technical leadership in the architecture, design, development, integration, and validation of complex board-level products utilizing FPGAs, embedded processors, and advanced system technologies.In this role, you will lead and own the full design lifecycle—from gathering architectural requirements, writing specs, owning the design and verification RTL, reviewing board schematics/layout, leading system bring-up, and supporting production deployment. You will work cross-functionally with system designers, diagnostics engineers, customer escalation engineers, and external vendors/ODM/JDM to deliver high-speed networking products used in AI data centers and bleeding-edge AI clusters. .THE PERSON:The ideal candidate is a highly experienced FPGA design engineer with strong technical leadership skills. You are detail-oriented, collaborative, and capable of driving complex technical initiatives while mentoring engineering teams and influencing cross-functional stakeholders.KEY RESPONSIBILITIES:Collaborate with AMD engineering teams and ODM/JDM partners to define FPGA microarchitecture and detailed design specifications.Design and develop system control-path FPGAs for AMD’s networking product portfolio.RTL Development & Verification: Develop, integrate, simulate, and verify Verilog/SystemVerilog RTL code, including custom testbench creation.FPGA Flow Implementation: Execute the full FPGA development flow, including synthesis, place and route, timing closure, and in-system hardware debugging.System-Level Integration: Collaborate directly with hardware, software and diagnostic engineering teams to drive rapid bring-up and debugging of next-generation network platforms.Design & Architecture Reviews: Actively participate in peer RTL code reviews, as well as PCB schematic and board design reviews.System bring ups domestic and overseaToolchain Automation: Develop AI-skills, Python, Tcl, or shell scripts to streamline data processing and automate FPGA design workflows.PREFERRED QUALIFICATIONS:12+ years of experience in FPGA/SOC design, implementation and verification.Proven experience leading multiple full life-cycle FPGA designs for datacenter networking products.Strong knowledge of control interfaces such as PCIe, I2C, MDIO, QSPI, Ethernet, USB, LPTI and AXI.Expert proficiency with AMD/Xilinx Vivado and Vitis and Lattice toolchains.Deep expertise in FPGA timing closure, floorplanning, CDC analysis, pipelining, and area/performance optimization.Strong SystemVerilog and/or Verilog design and verification experience.ACADEMIC CREDENTIALS:Bachelor's or Master's degree in Electrical Engineering, Electronics Engineering, Computer Engineering, or a related field.LOCATION:Santa Clara, CAThis role is not eligible for visa sponsorship.#LI-RF1Benefits offered are described: AMD benefits at a glance.AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.This posting is for an existing vacancy.

Vacancy posted 5 hours ago
Similar jobs that could be interesting for youBased on the Principal FPGA Design Engineer in Santa Clara, CA vacancy
  • $148.32k - $203.94k

     ...Job Summary We are seeking a seasoned FPGA Architect with a minimum of 10 years of experience to lead the design and development of FPGA-based platforms that...  ...involving CMOS design, MEMS design, systems and test engineering, validation, and production teams Define... 
    Principal

    SiTime Corp.

    Santa Clara, CA
    4 days ago
  • $156.4k - $253k

     ...great outcomes. Job Summary About the Role Join our FPGA engineering team and help deliver high-performance digital logic, CPLD/CFPGA...  ...for our next-generation firewalls. You will own FPGA design from architecture and specification through RTL, timing closure... 
    Suggested
    Full time
    Work at office

    Palo Alto Networks, Inc.

    Santa Clara, CA
    4 days ago
  •  ...millions of patients worldwide.We’re a team of engineers, clinicians, and innovators united by one...  ...an analytical mind and exceptional logic design skills to develop and commercialize new...  ...responsibility for developing complex FPGA solutions for communications, video,... 
    Suggested
    Work experience placement
    Local area
    Worldwide
    Flexible hours

    Intuitive Surgical

    Sunnyvale, CA
    3 days ago
  • $86.8k - $165.2k

     ...deter aggression, creating a safer, more secure world. Join us and help shape the future of aerospace and defense. As a Senior FPGA Design Engineer you will develop FPGA designs for all major vendors and device families including: Xilinx, Altera, and Microsemi. Designs... 
    Suggested
    Temporary work
    Work experience placement
    Interim role
    Work at office
    Remote work
    Relocation package
    Flexible hours

    Raytheon

    San Jose, CA
    1 day ago
  •  ...We are looking for a Senior Principal Physical Design Engineer to own the top-level floorplan, global power networks, and timing budgets for our next-generation architecture. Requirement Advanced Chip Ownership: Proven track record of owning full-chip top-level integration... 
    Principal

    ACL Digital

    San Jose, CA
    4 days ago
  •  ...Title: FPGA Design Engineer Reports to: VP of Navigation ABOUT ANELLO PHOTONICS: ANELLO Photonics is a leading-edge technology company based in Santa Clara, CA. The company has developed integrated photonic system-on-chip and AI technology for next generation navigation... 
    Permanent employment

    ANELLO Photonics, Inc.

    Santa Clara, CA
    15 hours ago
  • $170.4k - $272.6k

     ...Test Division (MTD) seeks a motivated and technically driven FPGA Engineer to support the development of our growing portfolio of cutting...  ...memory technologies, combining state-of-the-art digital and analog designs, cutting-edge ASIC/FPGA technologies, liquid cooling, and high... 
    Flexible hours

    Universal Robots

    San Jose, CA
    2 days ago
  •  ...We Are Synopsys is the leader in engineering solutions from silicon to systems, enabling customers...  .... We deliver industry-leading silicon design, IP, simulation and analysis solutions,...  ...years turning ASIC designs into working FPGA prototypes, and you know the difference... 

    Synopsys, Inc.

    Sunnyvale, CA
    2 days ago
  • $122.6k - $227.6k

     ...look like?The Silicon Solutions team of Lockheed Martin Space is building the best ASIC/FPGA team in the world, and are seeking a highly talented and motivated ASIC & FPGA Design Engineer who has a passion for microchip design and space. You will be working at the Supplier... 
    Full time
    Temporary work
    Work experience placement
    Interim role
    Casual work
    Flexible hours

    Lockheed Martin

    Sunnyvale, CA
    1 day ago
  • $50 per hour

     ...Martin Space is building the best SOC/ASIC/FPGA team in the world and is seeking a highly...  ...this position:Manages the development, design, verification, and documentation of Application...  ...from an accredited college in Electrical Engineering, Computer Engineering, or related... 
    Full time
    Temporary work
    Work experience placement
    Casual work
    Work at office
    Flexible hours

    Lockheed Martin

    Sunnyvale, CA
    4 days ago
  • $110k - $170k

     ...interconnected world. Our solutions are designed to not only meet the current demands of...  ...several prestigious awards, such as Best Engineering Team, Best Company for Diversity, Compensation...  ...new system architectures and drive FPGA development from initial concept to... 
    Local area

    Arista Networks

    Santa Clara, CA
    1 day ago
  •  ...innovation at AMD is shaping the future. Whether you’re designing next-gen processors, enabling AI breakthroughs, or...  ..., Physical Design, Verification, Software, and Product Engineering teams, you will drive FPGA prototyping strategy and execution to enable first-pass... 
    Night shift

    AMD

    San Jose, CA
    2 days ago
  • $118.3k - $224.9k

     ...and defense. Applied Signal Technology (AST) is seeking a Principal HW/FPGA Engineer who strives for excellence and has a passion to be part of...  ...and business teams. Lead cutting edge projects to design, implement, and optimize telecommunications solutions targeting... 
    Principal
    Temporary work
    Work at office
    Remote work
    Relocation
    Flexible hours

    RTX

    San Jose, CA
    3 hours ago
  • $150k - $250k

     ...Principal PLL Design Engineer Are you a PLL Design Engineer, who is seeking an amazing opportunity delivering disruptive High Speed Interconnect Technology to power next generation AI? We are looking for a High-Speed CMOS PLL Analog Design Engineer –who is excited to... 
    Principal

    Celero Communications, Inc.

    San Jose, CA
    15 hours ago
  • $154k - $286k

    ## Sr Principal Design EngineerApplylocations: SAN JOSEtime type: Full timeposted on: Posted Yesterdayjob requisition id: R54907## **At Cadence...  ...is an opportunity to join a dynamic team of experienced engineers developing physical IP for industry-standard high-speed... 
    Principal

    Cadence Design Systems

    San Jose, CA
    15 hours ago
  • $154k - $286k

    ## Senior Principal Design Engineer-Palladium & Protium Customer SupportApply: SAN JOSE: Full time: Posted Today: End Date: December 31, 2026 (3...  ...and deploy Cadence’s market-leading hardware emulation and FPGA prototyping platforms. You will bridge the gap between customers... 
    Principal
    Full time

    Cadence Design Systems

    San Jose, CA
    4 days ago
  • $185k - $240k

     ...customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at . Principal PCS/PMA RTL Design Engineer Astera Labs is seeking a Principal PCS/PMA RTL Design Engineer to join our San Jose design team, focused on the Physical... 
    Principal
    For contractors
    Flexible hours

    Astera Labs

    San Jose, CA
    15 hours ago
  • $154k - $286k

     ...help shape the future of system-level chip design verification. In this highly visible,...  ...’s market-leading hardware emulation and FPGA prototyping platforms. You will bridge the gap between customers, Applications Engineering (AE), Product Engineering (PE), and R&D —... 
    Principal

    Cadence Design Systems

    San Jose, CA
    3 days ago
  •  ...We Are Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with... 
    Principal

    Synopsys

    Sunnyvale, CA
    2 days ago
  • $237k - $356k

     ...Ampere is a semiconductor design company for a new era, leading the future of computing with an innovative approach to CPU design...  ...About the role: Ampere Computing is seeking a Senior Principal Design Engineer specializing in Static Timing Analysis (STA) and timing... 
    Principal
    Local area

    Ampere Computing LLC

    Santa Clara, CA
    1 day ago
  • $185k - $240k

     ...more at Role Overview Astera Labs is redefining the connectivity fabric that powers rack-scale AI infrastructure. As a Principal Physical Design Engineer, you will own the backend implementation of complex, high-performance SoCs that sit at the heart of the world's... 
    Principal
    Flexible hours

    Astera Labs, Inc.

    San Jose, CA
    3 days ago
  • $123k - $205k

    Lanteris Space Systems is seeking FPGA Design Engineer to join our Bus Electronics Design team, with a focus on avionics hardware development...  ...$205,000.00 annually.The base pay for this position at the Principal level within California is: $151,000.00 - $251,000.00... 
    Permanent employment

    Intuitive Machines, LLC

    San Jose, CA
    4 hours ago
  • $140k - $260k

     ...This is an opportunity to join a dynamic and growing team of engineers developing extremely high-speed wireline communications transceivers...  ...techniques.The candidate will collaborate with analog designers, digital designers, applications engineers, and marketing specialists... 
    Principal
    Full time
    Work at office

    Cadence Design Systems

    San Jose, CA
    4 days ago
  •  ...Select how often (in days) to receive an alert: Senior Principal, Design Engineering Date: Oct 23, 2026 Location: San Jose, CA, US Summary...  ...low-voltage power subsystems for CPU, GPU, ASIC, SoC, and FPGA Experienced in PCB stack-up, power planes, and tools... 
    Principal
    For contractors
    Work experience placement
    Work at office
    Local area

    Celestica International LP

    San Jose, CA
    3 days ago
  • $176k - $298k

     ...Responsibilities Design and optimize TSV (Through-Silicon Via) interface circuits connecting memory die to logic die including...  ...and limitations. Qualifications BS or MS in Electrical Engineering with 8+ years of relevant experience in memory circuit design,... 
    Principal
    Local area

    Micron Technology, Inc.

    San Jose, CA
    15 hours ago
  •  ...Select how often (in days) to receive an alert: Senior Principal, Design Engineering Date: Aug 15, 2026 Location: San Jose, CA, US Summary We are seeking a high-impact, visionary Senior Principal AI Engineer to architect, design, and oversee the next... 
    Principal
    Temporary work
    Work at office
    Local area
    Worldwide
    Shift work

    Celestica

    San Jose, CA
    15 hours ago
  • $185k - $240k

     ...architectures to meet their unique infrastructure requirements. Discover more at . Job Description We are looking for Principal Design Engineers with experience developing micro-architecture and implementation of the front-end circuit design, including RTL,... 
    Principal
    For contractors
    Immediate start
    Flexible hours

    Astera Labs, Inc.

    San Jose, CA
    3 days ago
  • $231.44k - $282.88k

     ...solutions of tomorrow across every market segment of chip design, including artificial intelligence, machine learning,...  ...Job Description The Role: SiFive is looking for a principal‑level hardware engineer who is passionate about designing industry‑leading CPU and... 
    Principal
    Work experience placement
    Night shift

    SiFive, Inc.

    Santa Clara, CA
    15 hours ago
  •  ...SiTime is changing the timing industry. For more information, visit: . Job Summary SiTime is seeking a seasoned Principal Physical Design Engineer to lead the physical implementation and signoff of complex digital blocks and subsystems. The successful candidate... 
    Principal

    SiTime Corporation

    Santa Clara, CA
    3 days ago
  •  ...Lead thermal design and development of advanced semiconductor power solutions, including IVR, VRM, and power module platforms Architect...  ...electrical, package, reliability, manufacturing, and systems engineering teams. Drive prototype builds, thermal validation, and... 
    Principal

    Infineon Technologies AG

    San Jose, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Principal FPGA Design Engineer. Be the first to apply!