Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

RTL Design Engineer

Anysilicon

Normal Computing Corporation, Palo Alto, CAHybrid work Job Description: Normal Computing is a pioneering company that develops silicon technology to harness thermal noise for computational purposes, achieving significant efficiency in AI inference. With a collaborative team across multiple global locations, Normal Computing is backed by substantial investment and is focused on innovative ASIC design and AI-native EDA systems. Responsibilities: Design and verify digital logic for thermodynamic hardware. Write synthesizable RTL in SystemVerilog for various blocks. Author functional verification environments using UVM, cocotb, or formal tools. Collaborate with architecture to translate specifications into microarchitectures. Work with physical design on timing closure and floorplanning constraints. Develop and maintain simulation infrastructure and regression pipelines. Participate in design reviews and contribute to architectural decisions. Support tapeout preparation and post-silicon bring-up. Qualifications: Hands-on experience with production RTL in SystemVerilog. Experience in authoring verification environments in UVM, cocotb, or formal tools. At least one tapeout experience from any company size. Ability to operate across design and verification disciplines. Experience with datapaths, pipelines, or custom logic with unspecified microarchitecture upfront. Strong debugging skills in simulation and formal verification. Skills: Proficiency in SystemVerilog and RTL design. Knowledge of UVM and verification methodologies. Experience in ASIC or SoC design. Ability to collaborate with architects and physical designers. Familiarity with AI chip design and verification processes. Tell us what you're building and we'll recommend qualified vendors for your project. ASIC Design Services Verification Packaging & Wafer Semiconductor IP Find the Right Semiconductor Partner Tell us what you're building and we'll recommend qualified vendors for your project. ASIC Design Services Verification Packaging & Wafer Semiconductor IP Work Email Free No obligation Response within 24 hours #J-18808-Ljbffr Anysilicon

Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the RTL Design Engineer in Palo Alto, CA vacancy
  •  ...backed by substantial investment and is focused on innovative ASIC design and AI-native EDA systems. Responsibilities: Design and verify digital logic for thermodynamic hardware. Write synthesizable RTL in SystemVerilog for various blocks. Author functional verification... 
    Suggested

    AnySilicon

    Palo Alto, CA
    3 days ago
  • $120k - $225k

     ...RTL Design Engineer We're hiring experienced RTL Design Engineers from junior to senior levels to play a key role in designing and implementing the components that will bring our next-generation AI processors to life. Mythic is building the future of AI computing... 
    Suggested

    Mythic

    Palo Alto, CA
    1 day ago
  •  ...RTL Design Engineer Location - Mountain View, CA Duration: Full Time/ Contract Day 1 onsite Description: Responsibilities RTL, Arithmetic CPU, ALU, Design Processer, and resolving system level challenges. Candidate must have excellent Verilog and System... 
    Suggested
    Full time
    Contract work

    Keylent Inc

    Mountain View, CA
    1 day ago
  • Acceler8 Talent is seeking an experienced RTL Engineer to join a record-breaking startup building a compute platform for AGI. This is a chance...  ..., and PPA closure across milestones (integration freeze, design freeze, tapeout). Work closely with subsystem owners, verification... 
    Suggested

    Acceler8 Talent

    Mountain View, CA
    3 days ago
  • $175k - $280k

     ...SpaceX is actively developing the technologies to make this possible, with the ultimate goal ofenabling human life on Mars.SR. RTL DESIGN ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink, the... 
    Suggested
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    4 days ago
  •  ...RTL Design Engineer Building AI chips that are hard-coded for individual model architectures. As an RTL Engineer, you will be critical in ensuring that our AI chips operate correctly and efficiently. You will develop and implement design verification strategies for... 
    Work experience placement

    Ethan Alexander Group, Inc.

    Cupertino, CA
    3 days ago
  • $129.3k - $225.3k

     ...you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. This is an exciting position in the world class Apple mixed-signal silicon design team! This role will build upon your solid... 
    Relocation

    Apple

    Cupertino, CA
    8 hours ago
  •  ...RTL Design Engineer We at IBA InfoTech find the Hidden Talent across the globe. We connect caliber candidates with leading companies in contract, contract-to-hire and direct-hire positions in various industries - Oil & Gas, Energy, Telecommunications, Transportation... 
    Contract work

    IBA InfoTech

    Santa Clara, CA
    1 day ago
  •  ...ASIC RTL Design Engineer Responsible for microarchitecture and RTL design of high performance data processing chip. Micro-architecture definition, writing micro-architecture specifications. Write high performance and low power Verilog RTL, synthesis and timing closure... 

    InterSources

    Santa Clara, CA
    1 day ago
  • We have following urgent role with our DIRECTclient. Title: RTL Design Engineer Location: Santa Clara, CA & Hudson, MA. Duration: 6+ Months Communication techniques (PHY, FFT, Filters, modulations, coding, acquisition) Wireless or wireline modem communications or DSP... 

    Redolent Infotech Pvt. Ltd.

    Santa Clara, CA
    4 days ago
  • $175k - $215k

     ...closely with many other teammates to ensure we design and optimize hardware and software for...  ...and you will report to a Silicon Engineering Lead You will: Partner with design...  ...analytical skills in root-causing failures across RTL, testbench, and environment layers... 
    Full time
    Remote work

    Latent Logic

    Mountain View, CA
    15 hours ago
  • $120k - $225k

     ...Design Verification Engineer We're hiring experienced Design Verification Engineers from junior to senior levels to play a key role in developing...  .... DV engineers collaborate with many teams, including RTL design, architecture modeling, custom analog IP, compiler,... 

    Mythic

    Palo Alto, CA
    1 day ago
  •  ...emulation/prototyping platforms Regression setup and debug for RTL/Gate Level Netlist/UPF PA sim/Emulation/Proto Coverage...  ...collection and closure Working with cross functional teams (DV/Arch/Design/FW) to identify coverage scope Minimum Qualifications: 2-3... 
    Internship

    Intelliswift

    Menlo Park, CA
    1 day ago
  •  ...Design Verification Engineer Location: Mountain View CA Strong understanding of SV and UVM and good debugging skills. Understanding of AMBA...  .... Debug simulation failures and work closely with RTL designers to resolve issues. Execute regression runs, analyze... 

    Kasmo Global

    Mountain View, CA
    1 day ago
  • $135k - $155k

     ...with the ultimate goal of enabling human life on Mars. DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING) At SpaceX we’re leveraging our experience...  ...with scripting languages, e.g. Python for automation RTL design, chip bring-up, and post-silicon validation... 
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    1 day ago
  •  ...Position : Physical Design Engineer Location : Palo Alto, CA Pay Rate : $70/hr on W2 JD: Exposure to TSMC 2NP/3NP is must...  ...advanced nodes (7nm, 5nm, 3nm or below) Collaborate with: RTL & Micro-architecture teams DFT & Test engineers... 
    Local area

    Danta Technologies

    Palo Alto, CA
    1 day ago
  • $60k - $140k

     ...Job Title: Physical Design Engineer City: Mountain View State/Province: California Posting Start Date: 9/25/26...  ...Job Description Provides services in transforming the RTL design into a physical layout of the chip using Synopsys Fusion... 
    Minimum wage
    Local area

    Wipro

    Mountain View, CA
    3 days ago
  • $180k - $260k

     ...What We Need: We are looking for a Principal Physical Design Engineer to serve as an early member of our physical design team. You...  ...physically challenging portions of the design. ~ Partner with RTL and architecture teams to identify implementation problems... 

    Entrada Ventures

    Palo Alto, CA
    2 days ago
  • $230k - $320k

     ...About the role Own floorplan-to-signoff physical design for one or more blocks of our AI accelerator silicon. Work with chip-design...  ...) ~ Demonstrated ability to work closely with architects, RTL designers, EDA vendors, and foundries to design and sign off complex... 
    H1b
    Visa sponsorship
    Work visa

    DensityAI

    Mountain View, CA
    1 day ago
  •  ...Physical Design Engineer On-site | Mountain View, CA $250 + base + equity I’m working with an AI compute startup rebuilding the hardware...  ...-design and sign-off timelines Working with architects and RTL designers to resolve implementation trade-offs... 

    Acceler8 Talent

    Mountain View, CA
    2 days ago
  •  ...Position: ASIC Design Engineer (eInfochips) Job Description: Role: Asic Design Engineer Location: Mountain View CA (Remote)...  ...fundamentals. What we are looking for: Good in understanding RTL Design and Digital concepts Strong experience with EDA... 
    Full time
    Work at office
    Local area
    Remote work

    Arrow Electronics

    Mountain View, CA
    15 hours ago
  • $119.8k - $234.7k

     ...Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft's...  ...mission. We are looking for a Senior Design Engineer to work in the dynamic Microsoft...  ...specification, Register Transfer Level (RTL) design, synthesis/Lint/CDC/FEV and System... 
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide

    Microsoft Corporation

    Mountain View, CA
    15 hours ago
  • $100k

     ...looking for contributors of all seniorities. Tenstorrent is seeking a highly skilled Physical Design Engineer to drive the critical Die-to-Die (D2D) Physical Implementation from RTL to GDSII. This role demands deep expertise in full physical design flow with a specific... 
    Permanent employment
    Full time
    Remote work

    Tenstorrent

    Santa Clara, CA
    20 days ago
  • $139.9k - $274.8k

     ...Overview Join to apply for the Principal Design Engineer role at Microsoft . Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering...  ...functions and features. Be responsible for the logic design/RTL entry, design quality including Lint, Clock Domain Crossing (CDC... 
    Work at office
    Local area
    Worldwide

    Microsoft Corporation

    Mountain View, CA
    1 day ago
  •  ...Job Description Job Description Digital Design Engineer focusing on high-performance analog-to-digital and digital-to-analog converters. Job responsibilities include RTL design, verification, behavioral modelling, support and assist with synthesis, timing closure and... 

    Omni Design Technologies

    Milpitas, CA
    19 days ago
  •  ...Azure, and Oracle.THE PERSON:We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability to...  ...verification expertise, excels in debugging intricate architecture/RTL issues, and is comfortable leading verification efforts... 

    AMD

    Santa Clara, CA
    1 day ago
  • We are seeking a Sr. RTL Verification Engineer to join our client's team in Redwood City who is inspired to bring the power of generative AI to enhance and speed the design and manufacture of complex semiconductors. Employment Type: Full-Time Permanent Location: Redwood... 
    Permanent employment
    Full time
    Work visa

    Talencore

    Redwood City, CA
    5 days ago
  • $97.7k - $182.62k

     ...Direct message the job poster from Capgemini Engineering About the Job You're Considering Join a...  ...and forward-thinking team as a Design Verification Engineer, contributing to the...  ...consistency. Perform failure analysis of RTL and gate-level simulations, collaborating... 
    16 hours
    Full time
    Local area

    Capgemini Engineering

    Santa Clara, CA
    15 hours ago
  • $75k - $275k

     ...Design Verification Engineer We are looking for talented Design Verification Engineers to help verify and deliver Velaura's next-generation Physical...  ...SoC. In this role, you will work closely with architects, RTL engineers, software engineers, and system teams to verify... 
    Flexible hours

    Auradine

    Santa Clara, CA
    1 day ago
  • $200k - $300k

     ...Design Verification Engineer We are looking for talented Design Verification Engineers to help verify and deliver Velaura's next generation Physical AI SoC. You will work closely with architects, RTL engineers, software engineers and system teams to establish confidence... 
    Flexible hours

    Auradine

    Santa Clara, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to RTL Design Engineer. Be the first to apply!