Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Memory Subsystem ASIC Design Engineer — New Grad 2026

$100k - $166.75k

NVIDIA

NVIDIA is seeking an ASIC Design Engineer for new college grads in Santa Clara. The role involves designing memory subsystem components for NVIDIA's SOC Interconnects, collaborating with various teams to meet complex specifications. Qualified candidates will have a BS or MS in Electrical Engineering or related fields, and will be responsible for RTL design, synthesis, and more. The position offers a competitive salary range of $100,000 to $166,750 for Level 1, with eligibility for equity and benefits. #J-18808-Ljbffr NVIDIA

Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the Memory Subsystem ASIC Design Engineer — New Grad 2026 in Santa Clara, CA vacancy
  • $100k - $189.75k

    Nvidia Corporation is seeking an ASIC Design Engineer - New College Grad 2026 to join our Memory Subsystem Team in Santa Clara, California. This role involves collaborating with various engineering teams to design innovative solutions and manage micro-architecture. Ideal... 
    New grad

    Nvidia Corporation

    Santa Clara, CA
    4 days ago
  • $116k - $189.75k

    We are looking for a motivated ASIC Timing Engineer to join our dynamic and growing team. What you’ll be doing: Drive Physical Design and timing analysis and closure of NVIDIA’s GPUs,...  ...will be accepted at least until June 30, 2026. NVIDIA is committed to fostering an... 
    New grad

    NVIDIA

    Santa Clara, CA
    4 days ago
  • $100k - $166.75k

    We are now looking for a ASIC Floorplan Design Engineer - NCG. NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement the world...  ...for this job will be accepted at least until July 3, 2026. This posting is for an existing vacancy. NVIDIA is committed... 
    New grad

    NVIDIA

    Santa Clara, CA
    4 days ago
  • $100k - $166.75k

     ...that constantly evolves by adapting to new opportunities that are hard to solve, that...  ...join us today. We are looking for an ASIC Clocks Design Engineer to join the team. Our team crafts all...  ...will be accepted at least until June 7, 2026. This posting is for an existing... 
    New grad

    NVIDIA

    Santa Clara, CA
    4 days ago
  • NVIDIA is looking for an ASIC Floorplan Design Engineer in Santa Clara, California. You’ll design and implement leading SoCs and GPUs, optimizing floorplans during chip development. Collaborate with design teams to solve routing and timing challenges, and enhance existing... 
    New grad

    NVIDIA

    Santa Clara, CA
    4 days ago
  •  ...You will lead and architect the memory subsystem of next‑generation network...  ...generations of DDR5 and DDR4 in both design and debug. You will work closely with ASIC architects to evaluate and...  ...Extensive experience in hardware engineering, with a focus on next‑generation... 

    AMD

    Santa Clara, CA
    4 days ago
  • $120k - $243k

    This role has been designed as "Onsite" with an expectation...  ...thrives on finding new and better ways to...  ...good. Job Description ASIC Design Engineer HPE Networking is a leading...  ...complex modules and subsystems, challenge yourself...  ...to new college‑grad engineers and interns.... 
    New grad
    Work experience placement
    Work at office

    Hewlett Packard Enterprise

    Sunnyvale, CA
    4 days ago
  • $120k - $243k

    This role has been designed as ‘Onsite’ with an expectation...  ...thrives on finding new and better ways to...  ...in building high‑speed ASICs, from specifications to...  ...complex modules and subsystems where you can challenge...  ...guidance to new college‑grad engineers and interns.... 
    New grad
    Work experience placement
    Work at office

    Hewlett Packard Enterprise

    Sunnyvale, CA
    4 days ago
  • Designs, analyzes, develops, modifies and evaluates VLSI components...  ...complex modules and subsystems used in high performance...  ...leadership and provide guidance to new college-grad/junior engineers and interns Benefits...  ...tools used in typical ASIC development process is highly... 
    New grad
    Work experience placement
    Flexible hours

    HP Enterprise

    Sunnyvale, CA
    3 days ago
  • $100k - $166.75k

    We are now looking for a Low Power Design/Verification ASIC Engineer - New College Grad 2026. What you'll be doing: Working very closely with Low Power Architecture, Design, and Software teams to understand next generation features. Responsible for architecting and... 
    New grad

    NVIDIA

    Santa Clara, CA
    4 days ago
  • $174k - $352.5k

    This role has been designed as ‘Hybrid’ with an expectation...  ...thrives on finding new and better ways to...  ...complex modules and subsystems used in high...  ...guidance to new college-grad/junior engineers and interns. Recommended...  ...tools used in typical ASIC development process... 
    New grad
    Work experience placement
    Work at office
    2 days per week

    Hewlett Packard Enterprise

    Sunnyvale, CA
    4 days ago
  • NVIDIA is looking for a Verification Engineer - New College Grad to verify designs and implementation of state-of-the-art memory subsystems for mobile SoCs and GPUs. The role involves verifying the memory subsystem design, collaborating with various teams, and developing... 
    New grad

    NVIDIA

    Santa Clara, CA
    4 days ago
  • $100k - $166.75k

    NVIDIA is seeking an ASIC Verification Engineer to verify the design and implementation of the world’s leading SOCs and GPUs. This position offers the opportunity...  ...stand out from the crowd: Experience with PCIe and Memory protocols is highly desirable. Your base salary will... 
    New grad

    NVIDIA

    Santa Clara, CA
    4 days ago
  • $116k - $189.75k

     ...ID: JR2019567 Job Category: Engineering Time Type: Full time NVIDIA...  ...We are now hiring a Circuit Design Engineer for Standard Cell Characterization...  .... We will develop creative new insights to support existing...  ...at least until June 15, 2026. This posting is for an existing... 
    New grad
    Full time
    Immediate start

    NVIDIA AI

    Santa Clara, CA
    4 days ago
  • $100k - $166.75k

    NVIDIA is seeking a Low Power Design/Verification ASIC Engineer for New College Graduates in Santa Clara, California. This role involves collaborating with various teams to develop testing infrastructure for power management solutions. Candidates must have recently completed... 
    New grad

    NVIDIA

    Santa Clara, CA
    4 days ago
  • $116k - $189.75k

     ...are now looking for a motivated Circuit Design Engineer to join our dynamic and growing team. If...  ...learning machine" that evolves by seizing new opportunities and tackling challenges that...  ...will be accepted at least until May 31, 2026. This posting is for an existing vacancy... 
    New grad

    NVIDIA

    Santa Clara, CA
    1 day ago
  • $150k - $220k

     ...fundamentally change the design, economics,...  ...We are seeking a Senior ASIC Design Engineer to join our processor subsystem team, focused on the configuration...  ...including bus interconnects, memory controllers, and...  ...mission to create an entirely new suite of global... 
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    E-Space

    Saratoga, CA
    12 days ago
  • $100k - $166.75k

     ...looking for a Verification Engineer - New College Grad. As a Verification Engineer...  ...NVIDIA, you will verify the design and implementation of our state‑of‑the‑art memory subsystem for our mobile SoCs and GPUs...  ...accepted at least until May 10, 2026. NVIDIA is committed to... 
    New grad

    NVIDIA

    Santa Clara, CA
    4 days ago
  • $116k - $189.75k

     ...that constantly evolves by adapting to new opportunities that are hard to solve,...  ...group is looking for an exceptional ASIC Clocks Verification Engineer. The team is responsible for crafting...  ...The team collaborates with the front design team to understand the clocking... 
    New grad

    NVIDIA

    Santa Clara, CA
    4 days ago
  • NVIDIA is seeking a motivated ASIC Timing Engineer to join their dynamic team in Santa Clara, California. In this role, you will drive timing analysis and closure of NVIDIA’s GPUs and CPUs, while working closely with multiple teams. The ideal candidate will have a Master... 
    New grad

    NVIDIA

    Santa Clara, CA
    4 days ago
  • $168k - $258.75k

     .... Our work opens up new universes to explore...  ...motivated hardware engineers to take our GPU memory subsystem from first silicon power...  ...of memory partner’s design limits and test...  ...subsystem that span ASIC/VLSI/Board/ATE. Qualifications...  ...until June 12, 2026. This posting is... 

    NVIDIA

    Santa Clara, CA
    4 days ago
  • $122.44k - $232.19k

     ...We work every single day to design and manufacture silicon products...  ...and development of advanced memory technology. These circuits...  ...Master degree in Electrical Engineering, Computer Engineering, Electrical...  .... Knowledge of the CMOS ASIC design flow. Job Type Experienced... 
    Full time
    Internship
    Local area
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  •  ...The Role You will contribute to the ASIC (chip) design for high-performance network chips: AINIC...  ..., Physical Design teams, and product engineers to achieve first‑pass silicon success....  ...skills. Key Responsibilities Ethernet subsystem design and integration Switch fabric,... 

    AMD

    Santa Clara, CA
    4 days ago
  • $130k - $220k

     ...accomplish. At Elastics.cloud, new ideas have a way of...  ...the architecture and design of state‑of‑the‑art...  ...and work with backend engineers to close the timing Job...  ...of multi‑million gate ASICs with Verilog or System...  ...interconnect design verification Memory controller design... 
    Full time

    Elastics.cloud, Inc.

    Santa Clara, CA
    22 hours ago
  • $100k - $116k

    NVIDIA is seeking an ASIC Clocks Design Engineer to enhance GPU and CPU clocking capabilities. In this role, you'll architect clock domains, collaborate...  ...Level 2, complemented by equity and benefits. Applications will be accepted until June 7, 2026. #J-18808-Ljbffr NVIDIA

    NVIDIA

    Santa Clara, CA
    4 days ago
  • $120k - $200k

    ASIC/SOC Silicon Physical Design Engineer Mountain View, CA MatX's mission is to make the world’s best AI models...  ...for MatX products across compute, memory management, high-speed connectivity...  ...a scalable solution across block, subsystem, and fullchip designs from RTL to GDSII... 
    Full time
    Work experience placement
    Local area

    MatX

    Mountain View, CA
    22 hours ago
  • $116k - $189.75k

     ...innovative technology and dedication to excellence guide us. As an ASIC Design Engineer, you will build powerful SoC and GPU products. These products...  ...for this job will be accepted at least until April 4, 2026. This posting is for an existing vacancy. NVIDIA uses AI tools... 
    Work experience placement

    NVIDIA

    Santa Clara, CA
    3 days ago
  • $116k - $189.75k

    We are now looking for an ASIC Design Efficiency Engineer! NVIDIA is seeking extraordinary methodology engineers to design hardware accelerators and...  ...Applications for this job will be accepted at least until July 14, 2026. This posting is for an existing vacancy. NVIDIA uses... 

    NVIDIA

    Santa Clara, CA
    4 days ago
  • $100k - $166.75k

     ...join our diverse team and see how you can make a lasting impact on the world. We are now looking for a Physical Design Methodology and Operations Engineer! You'll join a small team that owns the infrastructure powering NVIDIA's semiconductor design flows — coordinating... 
    New grad
    Worldwide

    NVIDIA

    Santa Clara, CA
    1 day ago
  • $237k - $296k

     ...reframe old problems, seek new solutions and operate...  ...-caliber Sr. Staff Design Verification Engineer to join our ADAS and...  ...industry experience in ASIC design verification. Engineers...  ...Architecture. Memory hierarchies (Cache,...  ...sooner than April 30, 2026. Equal Opportunity... 
    Full time
    Contract work
    Temporary work
    Part time
    Local area
    Shift work
    Night shift

    Rivian

    Palo Alto, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Memory Subsystem ASIC Design Engineer — New Grad 2026. Be the first to apply!