Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Principal ASIC Design Engineer

$174k - $352.5k

Hewlett Packard Enterprise

This role has been designed as ‘Hybrid’ with an expectation that you will work on average 2 days per week from an HPE office. Who We Are Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today’s complex world. Our culture thrives on finding new and better ways to accelerate what’s next. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you. Open up opportunities with HPE. Job Description Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems. Determines architecture and logic design, design verification through software developed for component and system simulation and builds physical implementations through development of multidimensional designs involving the layout of complex integrated circuits. Analyzes designs to establish operating data, conducts experimental tests and evaluates results to enable prototype and production VLSI solutions. May direct support personnel in the preparation of detailed design, design testing and prototype fabrication. Management Level Definition Contributions have visible technical impact on a product or major subcomponent. Applies in-depth professional knowledge and innovative ideas to solve complex problems. Visible contributions improve time-to-market, achieve cost reductions, or satisfy current and future unmet customer needs. Recognized internal authority on key technology area applying innovative principles and ideas. Provides technical leadership for significant project/program work. Leads or participates in cross-functional initiatives and contributes to mentorship and knowledge sharing across the organization. Responsibilities Architect complex modules and subsystems used in high performance networking chips. Write detailed functional as well as the micro-architecture specification for your module with that meet the power/area/performance targets. Implement the design using Verilog or System Verilog. Write functional coverage/SVA to help verification catch corner case bugs. Make sure your module meets the power targets by using state-of-the-art power reduction techniques during architecture and implementation phases. Work with Physical design team for timing closure. Fix timing in RTL to meet the frequency target. Collaborate with the Verification team to make sure your block is fully validated. Show leadership and provide guidance to new college-grad/junior engineers and interns. Recommended Skills Bachelor’s degree in Electrical Engineering required (Master’s strongly desired) with 15+ years of relevant experience. Strong analytical/problem solving skills. Demonstrated skills in leading and implementing high performance subsystems from specification to final netlist. Knowledge of Computer Architecture/networking protocols through prior work is strongly desired. Strong coding skills in Verilog/System Verilog through previous work experience are necessary. Knowledge of synthesis/lint and other tools used in typical ASIC development process is highly desired. Excellent written and verbal communications skills is necessary. Knowledge of Perl/Python is strongly desired. Additional Skills Accountability, Accountability, Action Planning, Active Learning, Active Listening, Agile Methodology, Agile Scrum Development, Analytical Thinking, Bias, Coaching, Creativity, Critical Thinking, Cross-Functional Teamwork, Data Analysis Management, Data Collection Management (Inactive), Data Controls, Design, Design Thinking, Empathy, Follow-Through, Group Problem Solving, Growth Mindset, Intellectual Curiosity (Inactive), Long Term Planning, Managing Ambiguity {+ 5 more} What We Can Offer You Health & Wellbeing We strive to provide our team members and their loved ones with a comprehensive suite of benefits that supports their physical, financial and emotional wellbeing. Personal & Professional Development We also invest in your career because the better you are, the better we all are. We have specific programs catered to helping you reach any career goals you have — whether you want to become a knowledge expert in your field or apply your skills to another division. Unconditional Inclusion We are unconditionally inclusive in the way we work and celebrate individual uniqueness. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good. Let's Stay Connected Follow @HPECareers on Instagram to see the latest on people, culture and tech at HPE. #unitedstates Job Engineering Job Level

TCP_05

Salary The expected salary/wage range for this position is provided below. Actual offer may vary from this range based upon geographic location, work experience, education/training, and/or skill level. United States of America: Annual Salary USD 174,000 - 352,500 in California The listed salary range reflects base salary. Variable incentives may also be offered. Information about employee benefits offered in the US can be found at Equal Employment Opportunity HPE is an Equal Employment Opportunity/ Veterans/Disabled/LGBT employer. We do not discriminate on the basis of race, gender, or any other protected category, and all decisions we make are made on the basis of qualifications, merit, and business need. Our goal is to be one global team that is representative of our customers, in an inclusive environment where we can continue to innovate and grow together. Please click here: Equal Employment Opportunity. EEO Protected Veteran / Individual with Disabilities Hewlett Packard Enterprise is EEO Protected Veteran/ Individual with Disabilities. Criminal History Policy HPE will comply with all applicable laws related to employer use of arrest and conviction records, including laws requiring employers to consider for employment qualified applicants with criminal histories. No Fees Notice & Recruitment Fraud Disclaimer Please note that Hewlett Packard Enterprise (HPE), its direct and indirect subsidiaries and affiliated companies, and its authorized recruitment agencies/vendors will never charge any candidate a registration fee, hiring fee, or any other fee in connection with its recruitment and hiring process. The credentials of any hiring agency that claims to be working with HPE for recruitment of talent should be verified by candidates and candidates shall be solely responsible to conduct such verification. Any candidate/individual who relies on the erroneous representations made by fraudulent employment agencies does so at their own risk, and HPE disclaims liability for any damages or claims that may result from any such communication. #J-18808-Ljbffr Hewlett Packard Enterprise

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Principal ASIC Design Engineer in Sunnyvale, CA vacancy
  • $130k - $220k

    A technology company in Santa Clara seeks a highly skilled engineer for microarchitecture design and ASIC development. The role involves working on innovative technology solutions with responsibilities including RTL coding, timing closure, and design verification. Candidates... 
    Suggested

    Elastics.cloud, Inc.

    Santa Clara, CA
    3 days ago
  • A tech company in Cupertino is seeking an experienced ASIC/VLSI Design Engineer to design innovative communication systems. The role involves collaboration with multiple teams, RTL coding, and optimization of design for performance. Candidates should have over 5 years in... 
    Suggested

    Retym Israel Ltd

    Cupertino, CA
    3 days ago
  • $100 - $105 per hour

    A leading Technology Consulting firm is urgently seeking a Design Engineer V specializing in Power ASIC Engineering for a hybrid role in Sunnyvale, CA. Candidates should have 10 years of experience in ASIC design, particularly power estimation and physical design. Key... 
    Suggested
    Contract work
    Immediate start

    Pyramid Consulting, Inc

    Sunnyvale, CA
    2 days ago
  •  ...future of AI and beyond. The Role You will contribute to the ASIC (chip) design for high-performance network chips: AINIC and DPU. As a...  ...architecture, IP design, Physical Design teams, and product engineers to achieve first‑pass silicon success. The Person A successful... 
    Suggested

    AMD

    Santa Clara, CA
    2 days ago
  • $170k - $230k

     ...actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink,... 
    Suggested
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Sunnyvale, CA
    2 days ago
  • $100 - $105 per hour

    Immediate need for a talented Design Engineer V - Power ASIC Engineer . This is a 06 Months Contract opportunity with long-term potential and is located in Sunnyvale, CA (Hybrid) . Please review the job description below and contact me ASAP if you are interested. Job... 
    Contract work
    Local area
    Immediate start

    Pyramid Consulting, Inc

    Sunnyvale, CA
    2 days ago
  • $120k - $243k

    Hewlett Packard Enterprise is seeking an ASIC Design Engineer in Sunnyvale, California, to work on cutting-edge networking chips for routers and switches. The role involves detailed micro-architecture specifications, Verilog/System Verilog implementation, and collaboration... 

    Hewlett Packard Enterprise

    Sunnyvale, CA
    2 days ago
  • $120k - $243k

    This role has been designed as "Onsite" with an expectation that you will primarily work from an HPE office. Who We Are Hewlett...  ...bold moves together and are a force for good. Job Description ASIC Design Engineer HPE Networking is a leading provider of advanced routers... 
    Work experience placement
    Work at office

    Hewlett Packard Enterprise

    Sunnyvale, CA
    2 days ago
  • $100k - $189.75k

    Nvidia Corporation is seeking an ASIC Design Engineer - New College Grad 2026 to join our Memory Subsystem Team in Santa Clara, California. This role involves collaborating with various engineering teams to design innovative solutions and manage micro-architecture. Ideal... 

    Nvidia Corporation

    Santa Clara, CA
    2 days ago
  • $100k - $166.75k

    NVIDIA is seeking an ASIC Design Engineer for new college grads in Santa Clara. The role involves designing memory subsystem components for NVIDIA's SOC Interconnects, collaborating with various teams to meet complex specifications. Qualified candidates will have a BS... 

    NVIDIA

    Santa Clara, CA
    2 days ago
  • Arrow Components is seeking an ASIC Design Engineer for a remote position based in Mountain View, CA. The candidate must have strong skills in Verilog/SystemVerilog, EDA tools like Fusion Compiler, and should demonstrate proficiency in scripting with Python, Tcl, or Perl... 
    Remote job

    Arrow Components

    Mountain View, CA
    2 days ago
  • Location Mountain View, CA (Remote) Position ASIC Design Engineer (eInfochips) Job Description Role: ASIC Design Engineer Location: Mountain View, CA (Remote) Note: Seeking candidate with Fusion Compiler and scripting experience. What Candidate Will Be Doing Proficient... 
    Full time
    Work at office
    Remote work

    Arrow Electronics

    Mountain View, CA
    2 days ago
  • $80 - $90 per hour

     ...documentation and own major portions of the design and implementation of blocks to meet...  ...required Must have proven track record of ASIC design on several production tape-outs. Experience...  .... Ability to develop clear and concise engineering documentation. Ability to organize and... 
    Contract work

    Infotree Global Solutions

    Santa Clara, CA
    5 days ago
  • $120k - $243k

    This role has been designed as ‘Onsite’ with an expectation that you will primarily work...  ...become an expert in building high‑speed ASICs, from specifications to final netlist. We...  ...mentoring/guidance to new college‑grad engineers and interns. Recommended Skills Bachelor... 
    Work experience placement
    Work at office

    Hewlett Packard Enterprise

    Sunnyvale, CA
    2 days ago
  • Arrow Electronics is seeking an ASIC Design Engineer for their Mountain View, CA location. The ideal candidate will have extensive experience in Verilog design, Fusion Compiler, and scripting in Python or Tcl. This role requires a deep understanding of EDA tools and digital... 
    Remote job
    Full time

    Arrow Electronics

    Mountain View, CA
    2 days ago
  • $116k - $189.75k

    We are now looking for an ASIC Design Efficiency Engineer! NVIDIA is seeking extraordinary methodology engineers to design hardware accelerators and processors on our next-generation mobile, embedded and datacenter platforms. This position offers the opportunity to have... 

    NVIDIA

    Santa Clara, CA
    2 days ago
  • Hybrid // Physical Design Engineer-ASICs, SoCs, VLSI Physical Design Engineer-ASICs, SoCs, VLSI Full time Sunnyvale, CA Job Description: Key Responsibilities: Block-Level Physical Design: Floorplanning & Partitioning - Define optimal floorplan with power grid, macro placements... 
    Full time

    Talent Groups

    Sunnyvale, CA
    5 days ago
  • $120k - $200k

    ASIC/SOC Silicon Physical Design Engineer Mountain View, CA MatX's mission is to make the world’s best AI models run as efficiently as allowed by physics, bringing the world years ahead in AI quality and availability. MatX is seeking silicon physical design engineers to... 
    Full time
    Work experience placement
    Local area

    MatX

    Mountain View, CA
    3 days ago
  • $116k - $189.75k

    We are looking for a motivated ASIC Timing Engineer to join our dynamic and growing team. What you’ll be doing: Drive Physical Design and timing analysis and closure of NVIDIA’s GPUs, CPUs, DPUs and SoCs at block level, cluster level, and/or full chip level. Help drive... 

    NVIDIA

    Santa Clara, CA
    2 days ago
  • $100k - $166.75k

     ...our life’s work, to amplify human creativity and intelligence. Make the choice to join us today. We are looking for an ASIC Clocks Design Engineer to join the team. Our team crafts all aspects of GPU and CPU clocking. The team collaborates with the front design team to... 

    NVIDIA

    Santa Clara, CA
    2 days ago
  • $130k - $220k

     ...leading the charge in the architecture and design of state‑of‑the‑art SOCs that drive high‑...  ...the static timing, and work with backend engineers to close the timing Job Requirements A...  ...and Verification of multi‑million gate ASICs with Verilog or System Verilog Hands‑on... 
    Full time

    Elastics.cloud, Inc.

    Santa Clara, CA
    3 days ago
  • $100k - $116k

    NVIDIA is seeking an ASIC Clocks Design Engineer to enhance GPU and CPU clocking capabilities. In this role, you'll architect clock domains, collaborate with various teams, and improve the performance of NVIDIA chips. Ideal candidates should possess a degree in Electrical... 

    NVIDIA

    Santa Clara, CA
    2 days ago
  • NVIDIA is looking for an ASIC Floorplan Design Engineer in Santa Clara, California. You’ll design and implement leading SoCs and GPUs, optimizing floorplans during chip development. Collaborate with design teams to solve routing and timing challenges, and enhance existing... 

    NVIDIA

    Santa Clara, CA
    2 days ago
  • ## ASIC/VLSI Design EngineerAustin, Texas · Full-time#### About The PositionWe are looking for talented and experienced VLSI Design Engineers/Micro-architects.As an VLSI Digital Design Engineer/Micro-architect, you'll have the opportunity to design highly sophisticated... 
    Full time

    Retym Israel Ltd

    Cupertino, CA
    5 days ago
  • $100k - $166.75k

    We are now looking for a ASIC Floorplan Design Engineer - NCG. NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement the world’s leading SoC's and GPU's. This position offers you a unique opportunity to craft and to influence the design and development... 

    NVIDIA

    Santa Clara, CA
    2 days ago
  • We are seeking an experienced Principal Design Verification Engineer to lead verification activities for complex SoC designs. The ideal candidate will...  ...Responsibilities Lead design verification for complex SoC and ASIC projects through successful tape-out. Develop... 
    Principal

    Veriipro

    Santa Clara, CA
    2 days ago
  • $180k - $210k

     ...$180,000 $210,000 per year Credo is engineering the future of high-speed connectivity for...  ...Active Electrical Cables(AECs) all designed for maximum performance, energy efficiency...  ...Connect. About the Role As a Principal ASIC Design Engineer, you will be responsible... 
    Principal

    Credo Semiconductor, Inc.

    San Jose, CA
    5 days ago
  •  ...Verilog, and modern verification libraries like UVM 10+ years of ASIC design verification experience Experience / Background with DDR or...  ...Perl, and TCL is a plus Collaborate with architects, hardware engineers, and firmware engineers to understand the new features to be verified... 

    Infobahn Softworld Inc

    Santa Clara, CA
    5 days ago
  • $139.9k - $274.8k

    Overview Join to apply for the Principal Design Engineer role at Microsoft . Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (...  ...experience leading logic design teams Multiple successful ASIC tape outs in deep sub-micron technologies Experience with scripting... 
    Principal
    Work at office
    Local area
    Worldwide

    Microsoft

    Mountain View, CA
    5 days ago
  • $136k - $218.5k

    NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for the world’s leading GPUs and SoCs. This position offers an outstanding opportunity to influence the performance of the next generation GPU and SoC, allowing you... 
    Work experience placement
    Remote work

    Nvidia Corporation

    Santa Clara, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Principal ASIC Design Engineer. Be the first to apply!