Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

ASIC/FPGA Design and Verification Engineer - Space Electronics - (Senior or Principal) - MTV

$164.9k - $266.8k
Full-time

Boeing

ASIC/FPGA Design and Verification Engineer – Space Electronics – (Senior or Principal) - MTV

Company: The Boeing Company

Boeing Space, Intelligence & Weapons Systems has an exciting opportunity for multiple ASIC/FPGA Design and Verification Engineers (Senior or Principal) to join us as part of our Boeing Electronic Products team at the heart of Boeing’s products; ASICs and FPGAs in Mountain View, CA.

From complex digitally beamformed phased arrays for constellation satellite programs to computing and networking equipment for commercial airplanes, the Boeing Electronic Products group develops ASICs and FPGAs that are at the heart of Boeing’s products.

We leverage leading-edge technology and work with world-class partners to provide some of the most complex SoCs in the world. We develop robust, high-performance custom processors using the latest ARM IP to enable high-integrity, low SWAP-C flight computers. And we're applying the latest digital IC design processes with industry-best tools to enable applications that cut across every domain at Boeing.

Our diverse development portfolio provides opportunities to learn with exposure to the breadth of the Boeing product line – approximately half our design work is within the Space & Launch business unit, and half is from other parts of Boeing (AvionX; Missiles & Weapons; Strike, Surveillance and Mobility; and Autonomous Systems).

As an ASIC/FPGA Engineer on the Boeing Electronic Products team you will develop state-of-the-art digital ICs/SoCs to support the most critical programs across the enterprise. This is a unique time where we’re hiring design and verification engineers at every level as we’re only limited by our bandwidth for new projects. We collaborate with other electronics groups across the company and around the world and support ASIC/FPGA design and verification for electronics that we build in El Segundo or for units designed at other sites.

Specific responsibilities include:

- Conduct unit-level testing, verification, and validation of embedded software and firmware, utilizing debugging tools like oscilloscopes and logic analyzers to identify and resolve issues.

- Create and maintain technical documentation, including requirements documents, design specifications, test plans, and interface control documents.

- Support the integration of software and hardware components, from initial hardware bring-up to final system validation.

- Analyze and enhance the efficiency, stability, scalability, and performance of system resources, often within the constraints of low power or memory.

Position Responsibilities:

  • Lead FPGA/ASIC designs, including multi-FPGA/ASIC programs and teams with design and verification engineers, and manage team execution to meet program milestones

  • Collaborate with customers, system engineers, and hardware engineers to drive requirements capture and architect digital logic functions to meet mission/customer needs

  • Explore trade-space of potential ASIC/FPGA technologies and determine the optimal parts, weighing Schedule, Cost, Risk, Area, Power (SCRAP) vs. performance

  • Implement FPGA/ASIC with latest design practices and tools from block-level micro-architecture, through HDL coding, and physical design realization (through gate-level netlists for ASIC designs)

  • Integrate DSP IP from Boeing’s algorithm team and third-party IP as needed

  • Perform static timing analysis, LEC, CDC, linting, and other necessary checks to ensure the design is completed on schedule

  • Develop Functional Coverage Models and perform Code Coverage to verify designs in simulation

  • Create self-checking and reusable test benches from scratch, applying Object Oriented Programming concepts such as Inheritance and Polymorphism, and leverage UVM to create drivers, monitors, predictors, and scoreboards

  • Drive FPGA-based prototyping and validation depending on program and system requirements and complexity

  • Validate design through hardware integration test with special test equipment, test-beds, and higher-level systems as needed

  • Train and mentor less senior engineers across the department and help build effective project teams

This position is expected to be 100% onsite. The selected candidate will be required to work onsite at the listed location.

Basic Qualifications (Required Skills/Experience):

  • This position requires the ability to obtain a US Security Clearance for which the US Government requires US Citizenship as a condition of employment . An interim and/or final U.S. Secret Clearance Post-Start is required.

  • Bachelor of Science degree in Engineering (with a focus in Electrical, Mechanical or Aeronautical), Computer Science, Data Science, Mathematics, Physics, Chemistry or non-US equivalent qualifications directly related to the work statement

  • 10+ years of ASIC/FPGA design or verification experience

  • Experience with ASIC/FPGA architectural definition, and detailed design implementation and functional verification using SystemVerilog with delivery/release of production designs

  • Professional experience with hardware-based integration and test of ASIC/FPGA designs

Preferred Qualifications (Desired Skills/Experience):

  • Principal, Level 6: 20+ years of related work experience or an equivalent combination of education and experience

  • Master's Degree in EE, Computer Engineering/Science, or related field, or equivalent experience

  • Proven record of leading ASIC/FPGA design and/or verification teams, including tracking and reporting progress to stakeholders

  • Experience with hardware emulators, especially Palladium

  • Proficiency with hardware verification languages: System Verilog, System Verilog Assertions

  • Ability to executable test plans

  • Proficiency with Object Oriented Programming Concepts: Inheritance, Polymorphism, etc.

  • Ability to create self-checking and reusable testbenches from scratch

  • Experience developing Functional Coverage Models and Closing Code Coverage

  • Experience with high-speed Serdes interfaces (JESD204C, PCIe, Ethernet)

  • Proficient in scripting languages: Make, Perl, Python, etc.

  • Revision Control Systems: svn, cvs, git

  • Proficient in Linux Environments

  • Familiarity with space-based design techniques and radiation mitigation

  • Demonstrated history of 1st pass success with ASIC designs

Conflict of Interest:

Successful candidate for this job must satisfy the Company’s Conflict of Interest (COI) assessment process.

Typical Education/Experience:

Senior (Level 5): Education/experience typically acquired through advanced technical education from an accredited course of study in engineering, engineering technology (includes manufacturing engineering technology), computer science, engineering data science, mathematics, physics or chemistry (e.g. Bachelor) and typically 14 or more years' related work experience or an equivalent combination of technical education and experience or non-US equivalent qualifications. In the USA, ABET accreditation is the preferred, although not required, accreditation standard.

Principal (Level 6): Education/experience typically acquired through advanced technical education from an accredited course of study in engineering, engineering technology (includes manufacturing engineering technology), computer science, engineering data science, mathematics, physics or chemistry (e.g. Bachelor) and typically 20 or more years' related work experience or an equivalent combination of technical education and experience or non-US equivalent qualifications. In the USA, ABET accreditation is the preferred, although not required, accreditation standard

Relocation:

This position offers relocation based on candidate eligibility. Note: Basic relocation will be offered for eligible internal candidates.

Drug Free Workplace:

Boeing is a Drug Free Workplace where post offer applicants and employees are subject to testing for marijuana, cocaine, opioids, amphetamines, PCP, and alcohol when criteria is met as outlined in our policies .

Shift Work Statement:

This position is for 1st shift.

Total Rewards:

At Boeing, we strive to deliver a Total Rewards package that will attract, engage and retain the top talent. Elements of the Total Rewards package include competitive base pay and variable compensation opportunities.

The Boeing Company also provides eligible employees with an opportunity to enroll in a variety of benefit programs, generally including health insurance, flexible spending accounts, health savings accounts, retirement savings plans, life and disability insurance programs, and a number of programs that provide for both paid and unpaid time away from work.

The specific programs and options available to any given employee may vary depending on eligibility factors such as geographic location, date of hire, and the applicability of collective bargaining agreements.

Pay is based upon candidate experience and qualifications, as well as market and business considerations.

Summary pay range for Senior (Level 5): $164,900 - $223,100

Summary pay range for Principal (Level 6): $197,200 - $266,800

Language Requirements:

Not Applicable

Education:

Bachelor's Degree or Equivalent

Relocation:

This position offers relocation based on candidate eligibility.

Export Control Requirement:

This position must meet U.S. export control compliance requirements. To meet U.S. export control compliance requirements, a “U.S. Person” as defined by 22 C.F.R. §120.62 is required. “U.S. Person” includes U.S. Citizen, U.S. National, lawful permanent resident, refugee, or asylee.

Safety Sensitive:

This is not a Safety Sensitive Position.

Security Clearance:

This position requires the ability to obtain a U.S. Security Clearance for which the U.S. Government requires U.S. Citizenship. An interim and/or final U.S. Secret Clearance Post-Start is required.

Visa Sponsorship:

Employer will not sponsor applicants for employment visa status.

Contingent Upon Award Program

This position is not contingent upon program award

Shift:

Shift 1 (United States of America)

Stay safe from recruitment fraud! The only way to apply for a position at Boeing is via our Careers website. Learn how to protect yourself from recruitment fraud - Recruitment Fraud Warning

Boeing is an Equal Opportunity Employer. Employment decisions are made without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, physical or mental disability, genetic factors, military/veteran status or other characteristics protected by law.

EEO is the law

Boeing EEO Policy

Request an Accommodation

Applicant Privacy


Boeing Participates in E – Verify

  • E-Verify (English)
  • E-Verify (Spanish)

Right to Work Statement

  • Right to Work (English)
  • Right to Work (Spanish)
Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the ASIC/FPGA Design and Verification Engineer - Space Electronics - (Senior or Principal) - MTV in Mountain View, CA vacancy
  • Lockheed Martin in Sunnyvale, CA is seeking an ASIC & FPGA Engineer to design, verify and document ASIC/FPGA developments across space and defense programs. This role involves...  ...design, system simulation, and end-to-end verification using placement, routing and timing... 
    Fpga
    Work at office

    Lockheed Martin

    Sunnyvale, CA
    5 days ago
  •  ...worldwide.We’re a team of engineers, clinicians, and...  ...ResponsibilitiesVerification of FPGA’s on daVinci systems...  ...-planning to closing verification using coverage...  ...UVMWork closely with the design team to review specifications...  ...defining coverage space and writing coverage... 
    Fpga
    Senior
    Local area
    Worldwide
    Flexible hours

    Intuitive Surgical

    Sunnyvale, CA
    1 day ago
  • $210k - $355k

     ...enabling human life on Mars.PRINCIPAL DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING)At...  ...validation, product engineering, ASIC implementation). In this...  ...ASICs for deployment in space and ground infrastructures...  ...for digital ASIC and/or FPGA verification at block and... 
    Principal
    Fpga
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    2 days ago
  • $237k - $296k

     ...are seeking a high-caliber Sr. Staff Design Verification Engineer to join our ADAS and Inference Silicon...  ...with firmware teams using Emulation and FPGA prototyping to run full-stack software...  ...10+ years of industry experience in ASIC design verification. Engineers who have... 
    Fpga
    Senior
    Full time
    Contract work
    Temporary work
    Part time
    Local area
    Shift work
    Night shift

    Rivian

    Palo Alto, CA
    5 days ago
  • $140k - $200k

     ...make connectivity from space universally accessible...  ...change the design, economics, manufacturing...  ...skilled and experienced Verification Engineer to join our engineering...  ...years of experience in ASIC verification for complex...  ...verification, emulation, or FPGA prototyping... 
    Fpga
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    eSpace

    Saratoga, CA
    4 days ago
  • Entrada Ventures is seeking a Senior DFT Verification Engineer to drive robust verification for ASIC DFT logic across planning, development, and closure. You will build...  ...guide test strategies, and collaborate with DFT design and manufacturing teams to deliver high-quality... 
    Senior

    Entrada Ventures

    Palo Alto, CA
    5 days ago
  •  ...performance computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI...  ...that moves the world forward.THE ROLE: As a Senior ASIC Verification Engineer, you will help bring to life cutting-edge FPGA, ASICs for variety of target customers. As a... 
    Fpga
    Senior

    AMD

    San Jose, CA
    5 days ago
  •  ...About the job Senior ASIC Verification Engineer (AI Hardware) Senior ASIC Verification Engineer (AI Hardware...  ...role, you'll partner closely with design, architecture, and software teams to...  ...silicon validation phases Partner with FPGA and emulation teams to support early... 
    Fpga
    Senior
    Remote work
    Visa sponsorship

    4 Staffing Corp

    San Jose, CA
    1 day ago
  • Position : FPGA Design/Verification Engineer Location : Sunnyvale, CA Job duration : 8+ months ( Possibility Extension ) Work Schedule:5/40-1st Shift...  .... on w2 The selected candidate will be responsible for ASIC & FPGA development on R&D program. This engineer with... 
    Fpga
    Remote work
    Day shift

    Pacer Group

    Sunnyvale, CA
    4 days ago
  • $164.47k - $311.89k

     ...Description: About the RoleIntel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this...  ...Formal, or similar) and emulation or FPGA-based verification; track record of...  ..., tools, and methodologies), Custom ASIC (leveraging existing IP for custom... 
    Fpga
    Senior
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    1 day ago
  • CHIPTON-ROSS Inc. is seeking an FPGA Design Engineer for a contract opportunity in Sunnyvale, CA....  ...and contributing to the simulation and verification of high-speed products. Candidates...  ...Clearance and experience with FPGA and ASIC design verification, including UVM verification... 
    Fpga
    Contract work

    CHIPTON-ROSS Inc.

    Sunnyvale, CA
    5 days ago
  • $163k - $236k

    Plan the verification of complex digital design blocks by understanding the design specification and interacting with design engineers to identify important verification scenarios.Create and enhance...  ...RTL using SystemVerilog/UVM for ASICs.Preferred qualifications:Master's... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    21 hours ago
  • $142.8k - $274.8k

     ...Hardware, and Infrastructure Engineering (SCHIE) is the team behind...  ...SCHIE is responsible for design, development,...  ...infrastructure.We are looking for a Principal Silicon Design Verification Engineer to join the team....  ...silicon C test results with FPGA prototyping platforms to... 
    Principal
    Fpga
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Mountain View, CA
    21 hours ago
  • $120k - $225k

     ...Design Verification Engineer We're hiring experienced Design Verification Engineers to play a key role in developing and verifying the designs...  ...Preferred Qualifications: Experience with emulation or FPGA prototyping for large-scale designs. Knowledge of coverage... 
    Fpga
    Senior

    Mythic

    Palo Alto, CA
    5 days ago
  • $134.39k - $201.3k

     ...reusable components, verification environments, and knowledge...  ...of the COE, you will design, verify, and deliver...  ...emulation/FPGA validation and post-silicon...  ...degree in electrical engineering, Computer Engineering,...  ...years of experience in ASIC/SoC verificationStrong... 
    Fpga
    Senior
    Permanent employment
    Full time
    Internship
    Work from home
    Shift work

    Marvell

    Santa Clara, CA
    5 days ago
  • SPACE EXPLORATION TECHNOLOGIES CORP is looking for a motivated SR. RTL DESIGN ENGINEER in Sunnyvale, CA to develop cutting-edge ASICs for Starlink. This role includes responsibilities in evaluating...  ..., and collaborating with verification teams. The candidate must have... 
    Senior

    SPACE EXPLORATION TECHNOLOGIES CORP

    Sunnyvale, CA
    5 days ago
  • $119.8k - $234.7k

     ...Hardware, and Infrastructure Engineering (SCHIE) is the team behind...  ...SCHIE is responsible for design, development,...  ...infrastructure. We are looking for a Senior Silicon Design Verification Engineer to join the team....  ...technical owner for the team's FPGA prototyping platforms (... 
    Fpga
    Senior
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Mountain View, CA
    1 day ago
  • $70.3k - $163k

     ...come to work at Microchip because we help design the technology that runs the world....  ...issues.Lead Lint, CDC, RDC, and formal verification efforts. Work closely with Physical Design...  ...:10+ years of proven experience in ASIC or FPGA digital design.BS or MS degree in Electrical... 
    Principal
    Fpga
    Full time

    Microchip Technology

    San Jose, CA
    5 days ago
  • $136k - $218.5k

    NVIDIA is seeking an outstanding Senior ASIC Verification Engineer to verify the design and implementation of the world’s leading SoC's and GPU's. This position offers the opportunity to have a real impact in a dynamic, technology-focused company impacting product lines... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $135.7k - $251.9k

     ...Description Join Our Team as an ASIC & FPGA Engineer where you will support over...  ...technology across military space, civil space, commercial...  ...this position: Develops, designs, verifies, and documents Application...  ...in design, debug and/or verification of ASICs or FPGAs. Must... 
    Fpga
    Full time
    Temporary work
    Work experience placement
    Work at office
    Flexible hours

    Lockheed Martin

    Sunnyvale, CA
    5 days ago
  •  ...Ready to make connectivity from space universally accessible,...  ...will fundamentally change the design, economics, manufacturing...  ...quality of life. We are hiring FPGA Verification Engineers to build and maintain the...  ...of experience in FPGA or ASIC verification. ~ Strong expertise... 
    Fpga
    Night shift

    E-Space

    Saratoga, CA
    4 days ago
  • $153.5k - $310.5k

     ...Senior Design Verification Engineer This role has been designed as 'Hybrid' with a requirement that you will work on average 2 days per week from...  ...techniques (e.g., JasperGold, VC Formal). ~ Familiarity with FPGA prototyping platforms and flows. ~ Experience with... 
    Fpga
    Senior
    Work experience placement
    Work at office
    Local area
    Immediate start
    2 days per week

    HPE

    Sunnyvale, CA
    3 days ago
  • $136k - $218.5k

     ...NVIDIA is actively searching for talented Senior Verification Engineers to ensure the integrity and excellence...  ...across the micro-architecture, design, verification, implementation, and post...  ...ll Be Doing: As a key member of our ASIC Verification team, you will verify the... 
    Senior
    Full time

    NVIDIA

    Santa Clara, CA
    3 days ago
  •  ...Sr. ASIC Verification Engineer Sunnyvale, CA Artificial intelligence (AI) is transforming our world...  ...company that specializes in the design of industry-leading high-performance,...  ...environment. About the Role As a senior member of Tensordyne's ASIC team, you... 
    Senior
    Work at office
    Remote work
    Flexible hours

    Tensordyne

    Sunnyvale, CA
    1 day ago
  • $136k - $218.5k

    NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world's leading GPUs and SoCs. This position offers you an outstanding opportunity to influence performance of the next generation GPU and SoC, allowing you to... 
    Senior
    Full time
    Work experience placement
    Remote work

    Nvidia

    Santa Clara, CA
    5 days ago
  • $167.7k - $245.2k

     ...help each other grow. Because full product development—from design to qualification to production—is within our team, we’re...  ...differently, experiment more, and work quickly. As an ASIC Design Verification Engineer, you will play a critical role in developing Cisco’s revolutionary... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  • $136k - $218.5k

     ...lasting impact on the world.NVIDIA is seeking a Senior ASIC Compose Verification Infrastructure and Tools Engineer to advance the systems that qualify, integrate,...  ...optimize the systems we operate.Collaborate with ASIC designers, verification engineers, firmware engineers,... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    21 hours ago
  • A technology company in Santa Clara is seeking an adaptive Design Verification Engineer to improve ASIC design verification processes. The ideal candidate has over 10 years of experience and expertise in C/C++, Verilog, and modern verification libraries. Responsibilities... 
    Senior
    Contract work

    Infobahn Softworld Inc

    Santa Clara, CA
    4 days ago
  • $200k - $250k

    Job Title: Principal Design Verification Engineer - PCIe / High-Speed SoCLocation: Santa Clara, CACompensation: $200K - $250K base DOE plus bonus and RSUs...  ...EDA verification tool flows (simulation, emulation/FPGA prototypes, static checks, formal) and manage regression... 
    Principal
    Fpga

    CyberCoders

    Santa Clara, CA
    5 days ago
  •  ...Overview Client seeks a highly skilled FPGA Design Engineer to support an advanced R&D program....  ...aerospace/defense environment, focusing on ASIC/FPGA design, DSP/RF systems, and high‑...  ...to complex system design, verification, and integration. Mandatory Requirement... 
    Fpga

    Elevateprimesolutions

    Sunnyvale, CA
    5 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to ASIC/FPGA Design and Verification Engineer - Space Electronics - (Senior or Principal) - MTV. Be the first to apply!