Principal ASIC Design Engineer
$174k - $352.5kJobleads-US
- # Principal ASIC Design EngineerApplylocations: Sunnyvale, California, United States of Americatime type: Full timeposted on: Posted 5 Days Agojob requisition id: 1201830Principal ASIC Design EngineerThis role has been designed as ‘Hybrid’ with an expectation that you will work on average 2 days per week from an HPE office.**Who We Are:**Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today’s complex world. Our culture thrives on finding new and better ways to accelerate what’s next. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you. Open up opportunities with HPE.**Job Description:*****Job Family Definition:***Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems. Determines architecture and logic design, design verification through software developed for component and system simulation and builds physical implementations through development of multidimensional designs involving the layout of complex integrated circuits. Analyzes designs to establish operating data, conducts experimental tests and evaluates results to enable prototype and production VLSI solutions. May direct support personnel in the preparation of detailed design, design testing and prototype fabrication.***Management Level Definition:***Contributions have visible technical impact on a product or major subcomponent. Applies in-depth professional knowledge and innovative ideas to solve complex problems. Visible contributions improve time-to-market, achieve cost reductions, or satisfy current and future unmet customer needs. Recognized internal authority on key technology area applying innovative principles and ideas. Provides technical leadership for significant project/program work. Leads or participates in cross-functional initiatives and contributes to mentorship and knowledge sharing across the organization.**Responsibilities:** * Architect complex modules and subsystems used in high performance networking chips.* Write detailed functional as well as the micro-architecture specification for your module with that meet the power/area/performance targets.* Implement the design using Verilog or System Verilog* Write functional coverage/SVA to help verification catch corner case bugs.* Make sure your module meets the power targets by using state-of-the-art power reduction techniques during architecture and implementation phases.* Work with Physical design team for timing closure. Fix timing in RTL to meet the frequency target.* Collaborate with the Verification team to make sure your block is fully validated.* Show leadership and provide guidance to new college-grad/junior engineers and interns.**Recommended skills** * Bachelor’s degree in Electrical Engineering required (Master’s strongly desired) with 15+ years of relevant experience.* Strong analytical/ problem solving skills.* Demonstrated skills in leading and implementing high performance subsystems from specification to final netlist.* Knowledge of Computer Architecture/networking protocols through prior work is strongly desired.* Strong coding skills in Verilog/System Verilog through previous work experience are necessary.* Knowledge of synthesis/lint and other tools used in typical ASIC development process is highly desired.* Excellent written and verbal communications skills is necessary.* Knowledge of Perl/Python is strongly desired.**What We Can Offer You:****Health & Wellbeing**We strive to provide our team members and their loved ones with a comprehensive suite of benefits that supports their physical, financial and emotional wellbeing.**Personal & Professional Development**We also invest in your career because the better you are, the better we all are. We have specific programs catered to helping you reach any career goals you have — whether you want to become a knowledge expert in your field or apply your skills to another division.**Unconditional Inclusion**We are unconditionally inclusive in the way we work and celebrate individual uniqueness. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good.**Let's Stay Connected:**Follow @HPECareers on Instagram to see the latest on people, culture and tech at HPE.#unitedstates### ### **Job:**Engineering**Job Level:**TCP\\_05 \"The expected salary/wage range for this position is provided below. Actual offer may vary from this range based upon geographic location, work experience, education/training, and/or skill level. – United States of America: Annual Salary USD 174,000 - 352,500 in California The listed salary range reflects base salary. Variable incentives may also be offered.\"Information about employee benefits offered in the US can be found at is an Equal Employment Opportunity/ Veterans/Disabled/LGBT employer. We do not discriminate on the basis of race, gender, or any other protected category, and all decisions we make are made on the basis of qualifications, merit, and business need. Our goal is to be one global team that is representative of our customers, in an inclusive environment where we can continue to innovate and grow together. Please click here: Equal Employment Opportunity.**Hewlett Packard Enterprise is EEO Protected Veteran/ Individual with Disabilities.**HPE will comply with all applicable laws related to employer use of arrest and conviction records, including laws requiring employers to consider for employment qualified applicants with criminal histories.**No Fees Notice & Recruitment Fraud Disclaimer***It has come to HPE’s attention that there has been an increase in recruitment fraud whereby scammer impersonate HPE or HPE-authorized recruiting agencies and offer fake employment opportunities to candidates. These scammers often seek to obtain personal information or money from candidates.* *Please note that Hewlett Packard Enterprise (HPE), its direct and indirect subsidiaries and affiliated companies, and its authorized recruitment agencies/vendors **will never charge any candidate a registration fee, hiring fee, or any other fee in connection with its recruitment and hiring process.**The credentials of any hiring agency that claims to be working with HPE for recruitment of talent should be verified by candidates and candidates shall be solely responsible to conduct such verification. Any candidate/individual who relies on the erroneous representations made by fraudulent employment agencies does so at their own risk, and HPE disclaims liability for any damages or claims that may result from any such communication.*
- J-18808-Ljbffr Jobleads-US
Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Principal ASIC Design Engineer in Sunnyvale, CA vacancy
$250.6k - $362.6k
...help each other grow. Because full product development—from design to qualification to production—is within our team, we’re... ...outputs.Minimum QualificationsBachelor’s degree in Engineering and 15+ years of ASIC related experience, Master’s degree in Engineering and 12...PrincipalFull timeTemporary workLocal areaFlexible hoursCISCO Systems
San Jose, CA2 days ago$186k - $407k
...the world to learn, communicate and advance faster than ever.Principal ASIC Design EngineerAbout the RoleAt Micron, we transform how the world... ...growing the team to execute.As the Principal ASIC Design Engineer, you will be the primary digital contributor on a deliberately...PrincipalFull timeFor contractorsLocal areaImmediate startMicron
San Jose, CA14 hours ago- ...SiMa.ai, Inc. in San Jose, CA seeks a Principal ASIC Design Engineer to own complex blocks from microarchitecture to silicon. You will lead RTL implementation, verification support, and silicon bring-up in a fast-paced startup setting. The role collaborates with verification...Principal
- ...‑architectures, develop RTL, and ensure designs meet performance, timing, and quality goals... ...modern AI‑assisted tools to improve engineering efficiency and quality. In this role you... ...play a key part in delivering advanced ASIC designs from concept through production...Principal
- ...Micron Technology seeks a Principal ASIC Design Engineer to lead digital design for high-speed interfaces, steering architecture through tape-out. You will own RTL/ SystemVerilog blocks, craft block specs, and coordinate with analog teams for optimal integration and timing...Principal
- ...Micron Technology is seeking a Principal ASIC Design Engineer to join its Interface Pathfinding team, which focuses on innovating memory and storage solutions. This role involves leading digital design efforts for high-speed interface technologies, ensuring seamless integration...Principal
$150k - $250k
Job Title: Senior ASIC Design EngineerJob Location: Santa Clara, CA or Boston, MACompensation: $150K - $250K base DOE plus equityRequirements... ...OverviewWe are seeking a highly skilled Senior ASIC Design Engineer to lead the design and development of advanced ASIC solutions....CyberCoders
Santa Clara, CA14 hours ago$136k - $218.5k
...their best work. Come join the team and see how we can make a lasting impact on the world. NVIDIA is looking for an Senior ASIC Design Engineer to join our Memory Subsystem Team!Whatyou'llbedoing:As a member of our Memory Subsystem Design team, you will collaborate with...Full timeNvidia
Santa Clara, CA3 days ago- ...we advance your career. THE ROLE: You will contribute to the ASIC (chip) design for high-performance network chips: AINIC and DPU. As a... ...architecture, IP design, Physical Design teams, and product engineers to achieve first pass silicon success.THE PERSON:A successful...Night shift
AMD
Santa Clara, CA3 days ago $136k - $218.5k
The clocks group is looking for a top-notch ASIC engineer to join the team. The Team is responsible for crafting all aspects of GPU and CPU clocking. The team collaborates with the front design team to understand the clocking requirements for the chip. The clocks team interacts...Full timeWork experience placementNvidia
Santa Clara, CA2 days ago$136k - $218.5k
...of our CPU Cache Coherent Interconnects Design Team, you will be responsible for the physical... ...to see:Master’s Degree in Electrical Engineering, Computer Engineering or Computer Science... ...preferred as is a deep understanding of ASIC design flow including RTL design and verification...Full timeNvidia
Santa Clara, CA4 days ago$196k - $310.5k
We are now looking for a Senior ASIC Floorplan Design Engineer!NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement the world’s leading SoC's and GPU's. This position offers you a unique opportunity to craft and to influence the design and development...Full timeNvidia
Santa Clara, CA1 day ago$168k - $264.5k
We are now looking for a Senior ASIC Design Engineer to join our DFT team!NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel...Full timeNvidia
Santa Clara, CA14 hours ago$136k - $218.5k
...world. This is our life’s work, to amplify human inventiveness and intelligence.We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team. If you want to challenge yourself and be a part of something great,...Full timeShift workNvidia
Santa Clara, CA3 days ago$163k - $236k
Participate in the physical design of complex blocks.Contribute to the design and closure... ...qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science,... ...within AI/ML-driven systems.As an ASIC Physical Design Engineer, you will collaborate...WorldwideGoogle
Sunnyvale, CA14 hours ago$168k - $264.5k
We are now looking for a Senior ASIC Design Engineer.NVIDIA is seeking ASIC Design Engineers to implement the world’s leading SoC's and GPU's. This position offers the opportunity to have real impact in a multifaceted, technology-focused company impacting product lines...Full timeWork experience placementNvidia
Santa Clara, CA2 days ago$200k - $290k
...ultra high-speed inference.About The Role:As a senior front-end design engineer, you will be a key part of the world-class team designing and... ...and Timing Analysis is a plus.Experience managing external ASIC vendor through product development cycle.Location: Sunnyvale,...Remote workCerebras Systems
Sunnyvale, CA14 hours ago$168k - $264.5k
NVIDIA is seeking ASIC Design Engineers with experience in agentic AI to help design and implement the world's leading SoC's and GPU's. As part of NVIDIA's "AI for chip design" team, you will have the opportunity to tap into the unlimited potential of AI and change the...Full timeWork experience placementNvidia
Santa Clara, CA4 days ago$280k
Job title: ASIC Design Engineer, RTL (Senior/Staff/Principal)Location: San Jose, CA or Colorado Springs, CO (on-site)Salary: $280k-580k total compHelp design the chips that move the world's AI data.Every AI model trained in a hyperscale data center depends on silicon that...CyberCoders
Sunnyvale, CA1 day ago$116k - $189.75k
...a lasting impact on the world.At NVIDIA, our passion for innovative technology and dedication to excellence guide us. As an ASIC Design Engineer, you will build powerful SoC and GPU products. These products support everything from consumer graphics to self-driving cars...Full timeWork experience placementNvidia
Santa Clara, CA2 days ago$160k - $275k
...AI quality and availability. MatX is seeking silicon physical design engineers to join our team as we create best-in-class silicon for high-performance... ...or equivalentMinimum 8 years of industry experience in ASIC Physical DesignGreat interpersonal and communication...Daily paidFull timeWork experience placementWork at officeLocal areaRemote workMonday to FridayFlexible hoursMatX
Mountain View, CA14 hours ago$138k - $197k
Develop all aspects of ASIC RTL2GDS implementation for high Performance, Power, Area (PPA) designs.Manage full-chip level physical implementation.Define and implement... ...qualifications:Bachelor's degree in Electrical Engineering or equivalent practical experience.4 years of...WorldwideGoogle
Mountain View, CA14 hours ago- ...Qualcomm Technologies, Inc. in Santa Clara, California is seeking a Physical Design Engineer to contribute across ASIC/SoC projects, including floorplanning, CTS, and low-power strategies. The role involves executing the full physical design flow, collaborating with...
- ...NVIDIA Corporation in Santa Clara, California seeks a Senior ASIC Design Engineer to join the System ASIC team. You will contribute to RTL and SOC design across products from graphics to autonomous driving platforms. Work with architects, verification engineers, and...
- ...Qualcomm Technologies, Inc. in Santa Clara, CA is seeking talented Physical Design Engineers to join our growing SoC and ASIC Design organization. You will drive all stages of the physical design flow for high-performance ASICs/SoCs, including floorplanning, CTS, routing...
- ...Palo Alto Networks, Inc. is seeking an experienced ASIC design professional to own frontend design from spec to silicon bring-up for our next‑gen firewall platforms. You will work with verification and physical‑design teams to hit aggressive performance, power, and...
- ...Google in Sunnyvale, CA is seeking an experienced ASIC Design Engineer to develop custom silicon for data-center products, focusing on efficiency and integration. You will define microarchitecture, write SystemVerilog RTL, and collaborate across software, architecture...
$168k - $264.5k
...work. Come join the team and see how you can make a lasting impact on the world.NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the design and implementation of the world’s leading inference accelerator. This position offers the opportunity to have...Full timeNvidia
Santa Clara, CA2 days ago$129.2k - $209k
...solving, stronger relationships, and the kind of precision that drives great outcomes.Job SummaryYour Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next-generation firewall products meet or exceed industry...Full timeCasual workWork at officePalo Alto Networks
Santa Clara, CA4 days ago- ...Delos Data Inc, a California startup, seeks a Principal Physical Design Engineer to shape challenging physical implementation and drive performance, power, area, and schedule targets. You will own complex blocks from floorplan through signoff and lead a hands-on PD team...Principal
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Principal ASIC Design Engineer. Be the first to apply!
Related searches
- engineering director Sunnyvale, CA
- hotel chief engineer Sunnyvale, CA
- director systems engineering Sunnyvale, CA
- principal network engineer Sunnyvale, CA
- senior civil engineer project manager Sunnyvale, CA
- principal engineer Sunnyvale, CA
- principal developer Sunnyvale, CA
- principal cloud engineer Sunnyvale, CA
- senior principal engineer Sunnyvale, CA
- chief engineer Sunnyvale, CA