Senior Logic Design Engineer - Cache Coherent Interconnects
Jobleads-US
NVIDIA Corporation is seeking a Senior Logic Design Engineer to contribute to CPU on-chip and interconnect design, covering RTL, timing closure, and ASIC flow. You will collaborate with verification and implementation teams to meet timing and power goals, while mentoring juniors in a global, dynamic organization.
The role emphasizes deep hardware design expertise in CPU architecture, cache coherency, and high-speed interconnects, within NVIDIA's hybrid work environment.
#J-18808-Ljbffr Jobleads-USVacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Senior Logic Design Engineer - Cache Coherent Interconnects in Santa Clara, CA vacancy
$136k - $218.5k
...We are now looking for a Senior Logic Design Engineer! As a member of our CPU Logic Design Team, you will be responsible... ...for the design of CPU on-chip and off-chip interconnect network, MP coherency and last-level and system caches, focusing on such tasks as micro-...Senior$141.91k - $269.1k
...a rich IP portfolio, a world-class design ecosystem, and an operationally resilient... ..., graphics, media, display, AI, interconnect, fabric and other critical foundational... ..., Defense, Government (ADG) - The Senior DFT Logic Design Engineer provides technical support to Intel...SeniorFull timeInternshipLocal areaImmediate startShift workIntel
Santa Clara, CA14 hours ago- ...NVIDIA seeks an experienced Senior Cache Coherency Architect to join our team in shaping scalable, low-latency coherent interconnects powering Grace-CPU-Superchip, Grace-Hopper-Superchip, and Vera-Rubin. You will define coherence protocols and interconnect interfaces aligned...Senior
- ...Electronics America, Inc. seeks a Micro-Architect/Logic Designer to lead RTL design for coherent interconnect IP and LLC blocks. You will partner with architects... ..., performance/power, and CAD teams, mentor junior engineers, and ensure on-schedule RTL quality meeting PPA...Senior
$168k - $264.5k
We are now looking for a Senior ASIC Design Engineer.NVIDIA is seeking ASIC Design Engineers to... ...synchronization & bus protocols, interconnect networks and/or caches.Great understanding of ASIC... ...including RTL design, verification, logic synthesis and timing analysis.Exposure...SeniorFull timeWork experience placementNvidia
Santa Clara, CA2 days ago$231.5k - $341.08k
...Altera is seeking a Senior Director, Silicon... ...Architecture and Design Engineering (PCIe) to lead... ...authority on high-speed interconnect, setting... ...PCIe and adjacent coherent interconnect technologies... ...applicable, CXL.cache, CXL.mem,... ...architectures, programmable logic devices, or...SeniorLocal areaShift work$152k - $241.5k
...are seeking an experienced Senior Cache Coherency Architect to join our... ..., high-bandwidth coherent interconnect systems. These systems power... ...integrate effectively into SoC designs. The role requires close... ...’s degree in electrical engineering, Computer Engineering, Computer...SeniorNight shift- ...the RoleIntel is seeking a Senior Design Verification Engineer for the Silicon Chassis... ...of critical chassis and interconnect IP blocks from planning through... ...in interconnects, caches, and memory subsystems, including... ..., UCIe, and CXL; cache coherency and memory consistency...SeniorFull timeInternshipLocal areaImmediate startShift work
Intel
Santa Clara, CA1 day ago $150k - $250k
Job Title: Senior ASIC Design EngineerJob Location: Santa Clara, CA or Boston, MACompensation... ...a highly skilled Senior ASIC Design Engineer to lead the design and development of... ...and design of memory subsystems and cache coherence mechanisms.Mentor junior engineers and...SeniorCyberCoders
Santa Clara, CA14 hours ago$135.9k - $201.13k
...lead. Your Team, Your ImpactAs a Senior Staff Digital ASIC Design Engineer at Marvell, you will join the DCE... ...next generation Ethernet and optical interconnects. You’ll work closely with experts... ...nodes.Lead integration of digital logic into larger subsystems and top‑level...SeniorPermanent employmentFull timeInternshipWork from homeMarvell
Santa Clara, CA2 days ago$136k - $218.5k
...group delivers innovative PHY designs that power the most powerful... ...NVIDIA's high-performance interconnect protocols: NVLINK, Ethernet,... ...or M.S. degree in Electrical Engineering or equivalent experience. 5+... ...Verilog or System Verilog, logic design concepts, and typical...Senior- ...Intel is seeking a Senior Design Verification Engineer for the Silicon Chassis team, focusing on end-to-end... ...of critical chassis and interconnect IP blocks. This role emphasizes quality... ...Proven expertise in interconnects, caches, and memory subsystems, including bus...Senior
AnySilicon
Santa Clara, CA14 hours ago $133k - $180k
...clients with a competitive edge in an increasingly interconnected world. Our solutions are designed to not only meet the current demands of the digital... ...earned us several prestigious awards, such as Best Engineering Team, Best Company for Diversity, Compensation, and...SeniorFlexible hoursArista Networks, Inc.
Santa Clara, CA1 day ago- ...Intel is seeking an experienced engineer to contribute to RTL design and microarchitecture of next-generation SoCs in Santa Clara. The role focuses on logic design, verification, and secure development within a fast-paced hardware environment. The candidate will collaborate...Senior
$105.65k - $200.34k
Job Details:Job Description: As a GPU Logic Design Engineer, you will play a vital role in developing cutting-edge graphics IPs required for next-generation GPU designs. By leveraging your expertise in logic design and RTL coding, you will contribute to the creation of...Full timeInternshipLocal areaImmediate startShift workIntel
Santa Clara, CA4 days ago$196k - $310.5k
...We are now looking for a Senior ASIC Floorplan Design Engineer! NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement the... ...collaborate with the ASIC design team to identify area, interconnect and floorplan improvement opportunities Solve timing...SeniorWork experience placement$136k - $218.5k
...working for us. We are now looking for a motivated Senior Physical Design and Timing Engineer to join our dynamic and growing team. What you'll be... ...blocks, IPs, or chips from RTL/netlist to tapeout through logic synthesis, floorplanning, placement, clock-tree...SeniorFull time$150k - $220k
...fundamentally change the design, economics, manufacturing... ...life. We are seeking a Senior ASIC Design Engineer to join our processor subsystem... ...components including bus interconnects, memory controllers, and... ...subsystem requirements into a coherent RTL implementation ·...SeniorFull timeWork at officeImmediate startVisa sponsorshipNight shiftE-Space
Saratoga, CAa month ago$164.47k - $232.19k
...Description: The Role and ImpactWe are seeking a Silicon Photonics Design Engineer specializing in actives design. In this role you will... ...and simulation tools such as Lumerical (FDTD, MODE, DEVICE, Interconnect), RSoft, or Tidy3DHands-on experience in photonic integrated...SeniorFull timeLocal areaImmediate startShift workIntel
Santa Clara, CA2 days ago$105.65k - $149.15k
...seeking an Entry Level Design Verification Engineer for the Silicon... ...of next-generation interconnect and chassis IPs that... ...will work alongside senior engineers to build testbenches... ...Foundation in logic design and digital... ...(AXI, AHB, PCIe) or cache/memory hierarchy concepts...Work experience placementInternshipLocal areaImmediate startShift workIntel
Santa Clara, CA14 hours ago- ...Marvell is seeking a seasoned SoC design engineer to lead integration of internal and external IP blocks within the SOC team in Santa Clara... ...reset, CDC, and timing constraints, and familiarity with ARM protocols and interconnect architectures. #J-18808-Ljbffr Jobleads-USSenior
$140k - $200k
...We are seeking DV engineers to verify complex internal IP blocks such as compute engines, accelerators, and custom logic within SoC environments. Key Responsibilities Develop... ...Perform functional verification of RTL designs Debug RTL and testbench issues Drive...SeniorWork at officeL&T Technology Services
San Jose, CA14 hours ago$142.6k - $206.5k
...development, which includes participating in high-level product specifications, logic/RTL design and implementation, RTL verification, IP FPGA validation and debugging. As Lead DV Engineer focusing on IP Verification & Validation, you will carry out design validation for...SeniorLocal areaShift work191 Altera Corporation
San Jose, CA14 hours ago- ...delivers world‑class end‑to‑end engineering solutions by leveraging our... ..., perpetually driven to design, develop, and test as a trusted... .... Experience Level Senior Design Verification Engineer... ..., CPU, GPU, networking, interconnects, fabrics or similar designs...SeniorFull timeRemote workFlexible hours
QuEST Global
Sunnyvale, CA4 days ago $168k - $264.5k
...NVIDIA is seeking ASIC Design Engineers with experience in agentic AI to help design and implement the world's leading SoC's and GPU's. As... ...understanding of ASIC design flow including RTL design, verification, logic synthesis and timing analysis. Exposure to Digital systems...SeniorWork experience placement- ...Job Description Job Description Responsibilities: As a Senior Logic Design Engineer, you will be responsible for: Developing micro-architecture specification of the logic circuit from reading and comprehending the Product Requirement Document (PRD) Developing...SeniorWork experience placement
Ethan Alexander Group
Santa Clara, CAa month ago $105.44k - $164.8k
...opportunity for the right applicant to join us and help design, build, and lead Solidigm. We want a diverse team of dedicated... ...Job Description Join Solidigm’s visionary Design Engineering Team as a 3D NAND IP Logic Design Engineer and help shape the future of memory...Full timeFlexible hoursSolidigm
San Jose, CA20 days ago- ...Application Engineering Application Engineering Description Chips Talk, We Listen... ...are looking for a We are looking for a Senior Design Verification Engineer to join a... ...IP into customer design, and signoff (Logic and DV) Integration of proteanTecs DV...SeniorWork at office
proteanTecs
Santa Clara, CA14 hours ago $138k - $206k
...part of a global leader whose innovative designs are pushing the boundaries of what's... ...What You'll Do BS in Electrical Engineering with 5+ Years of experience, MS in Electrical... ...understanding of high-speed serial interconnect protocols and associated design trade-offs...SeniorFlexible hoursSamsung Semiconductor
San Jose, CAa month ago$163k - $236k
...qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science... ....8 years of experience with RTL design using Verilog/System Verilog and... ...teams.Experience with ARM-based SoCs, interconnects, and ASIC methodology.Preferred qualifications...SeniorWorldwideGoogle
Mountain View, CA1 day ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior Logic Design Engineer - Cache Coherent Interconnects. Be the first to apply!
Related searches
- asic digital design engineer Santa Clara, CA
- ic design engineer Santa Clara, CA
- senior software design engineer Santa Clara, CA
- product design engineer Santa Clara, CA
- senior manager product engineering Santa Clara, CA
- senior product design engineer Santa Clara, CA
- senior asic design engineer Santa Clara, CA
- senior design verification engineer Santa Clara, CA
- sr. product engineer Santa Clara, CA
- new product engineer Santa Clara, CA