Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior ASIC Floorplan Design Engineer

$196k - $310.5k

Jobleads-US

We are now looking for a Senior ASIC Floorplan Design Engineer! NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement the world’s leading SoC's and GPU's. This position offers you a unique opportunity to craft and to influence the design and development of the next generation GPU and SoC, allowing you to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. We have crafted a team of exceptional people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing.

What you will be doing

  • Working with architects, design leads, physical design leads and package leads, you will develop and to craft and optimize floorplans during early chip development.
  • Drive the area review process and collaborate with the ASIC design team to identify area, interconnect and floorplan improvement opportunities
  • Solve timing and routing congestion issues with physical and ASIC design teams by influencing early design and physical implementation decisions.
  • You will build tools and improve existing infrastructure to optimize chip area and speed of execution.

What we need to see

  • Masters Degree in Electrical Engineering, Computer Science, or Computer Engineering or equivalent experience
  • 12+ years of relevant work experience
  • A deep hardware engineering background with a concentration in VLSI and/or Computer Architecture.
  • Experience in Verilog, System Verilog or similar HVL
  • Experience with CAD and physical design methodologies (flow and tool development), chip floorplan, power/clock distribution, packaging, P&R and timing closure.
  • Strong communication and interpersonal skills and ability & desire to work as a great teammate should be displayed in your interview.
  • Python, Perl and C/C++ programming language experience

Ways to stand out from the crowd

Experience in driving development of large scale ASIC floorplan is a huge plus.

NVIDIA is widely considered to be one of the technology world’s most desirable employers. Our products are leading the way with groundbreaking developments in Artificial Intelligence, Autonomous Driving, High‑Performance Computing and Visualization. We have some of the most forward‑thinking and hardworking people in the world working for us. Are you creative and autonomous? Do you love the challenge of crafting the fastest and most power efficient chips in their class?

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 196,000 USD - 310,500 USD for Level 5, and 232,000 USD - 368,000 USD for Level 6. You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until May 25, 2026. This posting is for an existing vacancy.

NVIDIA uses AI tools in its recruiting processes. NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

#J-18808-Ljbffr Jobleads-US
Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Senior ASIC Floorplan Design Engineer in Santa Clara, CA vacancy
  •  ...We are looking for a Senior Principal Physical Design Engineer to own the top-level floorplan, global power networks, and timing budgets for our next-generation architecture...  ...bridge technical gaps between internal block owners and external ASIC/IP vendors #J-18808-Ljbffr
    Senior

    ACL Digital

    San Jose, CA
    1 day ago
  • $150k - $250k

    Job Title: Senior ASIC Design EngineerJob Location: Santa Clara, CA or Boston, MACompensation: $150K - $250K base DOE plus equityRequirements...  ...OverviewWe are seeking a highly skilled Senior ASIC Design Engineer to lead the design and development of advanced ASIC... 
    Senior

    CyberCoders

    Santa Clara, CA
    13 hours ago
  • $168k - $264.5k

    We are now looking for a Senior ASIC Design Engineer.NVIDIA is seeking ASIC Design Engineers to implement the world’s leading SoC's and GPU's. This position offers the opportunity to have real impact in a multifaceted, technology-focused company impacting product lines... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    2 days ago
  •  ...NVIDIA Corporation in Santa Clara, CA, seeks ASIC Design Engineers with experience in agentic AI to design and implement world-leading SoCs and GPUs. Join the AI for chip design team and tap into AI's potential to transform chip design. You will develop RTL in Verilog... 
    Senior

    Jobleads-US

    Santa Clara, CA
    1 day ago
  •  ...NVIDIA Corporation is seeking an ASIC Design Engineer for our Santa Clara, CA team. You will implement GPU sub-system modules, perform architectural trade-offs, and deliver fully verified RTL designs meeting timing and power goals. Requirements include a Master’s in... 
    Senior

    Jobleads-US

    Santa Clara, CA
    1 day ago
  • $168k - $264.5k

     ...NVIDIA is seeking ASIC Design Engineers with experience in agentic AI to help design and implement the world's leading SoC's and GPU's. As part of NVIDIA's "AI for chip design" team, you will have the opportunity to tap into the unlimited potential of AI and change the... 
    Senior
    Work experience placement

    Jobleads-US

    Santa Clara, CA
    1 day ago
  • $106.4k - $172.15k

     ...stronger relationships, and the kind of precision that drives great outcomes. Job Summary Your Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next-generation firewall products meet or exceed industry... 
    Senior
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    1 day ago
  • $119.85k - $162.15k

     ...Defense, Space and Security is hiring ASIC Design Engineers — Design-for-Test (DFT) & Physical...  ...engineers and lead technical efforts (for senior/lead levels). Occasional travel...  ...physical design flow (synthesis, floorplanning, place & route, CTS, STA, physical verification... 
    Senior
    Permanent employment
    Work experience placement
    Interim role
    Relocation
    Visa sponsorship
    Work visa
    Flexible hours
    Shift work
    Day shift

    Jobleads-US

    Mountain View, CA
    1 day ago
  •  ...NVIDIA Corporation is seeking a Senior ASIC Floorplan Design Engineer to shape floorplans for leading GPUs and SoCs. You will work with architects, leads, and design teams to optimize area, timing, and power in early chip stages. The role requires a Master’s in a related... 
    Senior

    Jobleads-US

    Santa Clara, CA
    1 day ago
  • $119.85k - $239.2k

    ASIC Design Engineers — Design-for-Test (DFT) & Physical Design (Synthesis and Timing) – (Experienced, Lead, or Senior) Company: The Boeing Company Boeing Defense, Space and Security is...  ...physical design flow (synthesis, floorplanning, place & route, CTS, STA, physical... 
    Senior
    Permanent employment
    Full time
    Work experience placement
    Interim role
    Relocation
    Visa sponsorship
    Work visa
    Flexible hours
    Shift work
    Day shift

    Boeing

    Mountain View, CA
    5 days ago
  • $150k - $220k

     ...orbit (LEO) space system that will fundamentally change the design, economics, manufacturing and service delivery associated...  ...enhance our overall quality of life. We are seeking a Senior ASIC Design Engineer to join our processor subsystem team, focused on the configuration... 
    Senior
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    E-Space

    Saratoga, CA
    a month ago
  • $135.9k - $201.13k

     ...thrive, learn, and lead. Your Team, Your ImpactAs a Senior Staff Digital ASIC Design Engineer at Marvell, you will join the DCE - Connectivity Business...  ...with STA and PNR teams to support timing closure, floorplanning, congestion analysis, and design optimizations across... 
    Senior
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    2 days ago
  • $249.24k - $348.93k

     ...revolutionary satellite communications network designed to deliver symmetrical data speeds of up...  ...: Design and develop FPGAs, digital ASICs, and/or mixed-signal ASICs Implement...  ..., firmware, architecture, and product engineering Support lab integration and... 
    Senior
    Permanent employment
    Full time
    Temporary work
    Local area
    Remote work
    Worldwide

    BLUE ORIGIN

    Cupertino, CA
    5 days ago
  •  ...transport logistics, data center design and construction, equipment...  ...a highly specialized Senior Design Engineer with deep expertise in EDA...  ...methodologies to join our ASIC development team. In this role...  ...or OpenROAD, focusing on floorplanning, placement, routing, and timing... 
    Senior
    Full time
    Local area

    Bitdeer Technologies Group

    San Jose, CA
    more than 2 months ago
  •  ...Synopsys is the leader in engineering solutions from silicon to systems...  ...industry-leading silicon design, IP, simulation and analysis...  ...to decisions you made during floorplanning or a clock-tree strategy you...  ...years of hands-on experience in ASIC physical design, implementation... 
    Senior

    Jobleads-US

    Sunnyvale, CA
    1 day ago
  • $141.91k - $269.1k

     ..., a rich IP portfolio, a world-class design ecosystem, and an operationally resilient...  ..., Defense, Government (ADG) - The Senior DFT Logic Design Engineer provides technical support to Intel...  ...training/presentations.Drive quality of ASIC DFT/DFM and ATPG validation... 
    Senior
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    13 hours ago
  • $133k - $180k

     ...interconnected world. Our solutions are designed to not only meet the current demands of...  ...several prestigious awards, such as Best Engineering Team, Best Company for Diversity, Compensation...  ...dense BGA fan-out for high-pin-count ASICs and FPGAs Optical Transceiver PCB... 
    Senior
    Flexible hours

    Arista Networks, Inc.

    Santa Clara, CA
    1 day ago
  • $163k - $236k

    Plan the verification of complex digital design blocks by understanding the design specification and interacting with design engineers to identify important verification scenarios.Create and enhance constrained-random verification environments using SystemVerilog and UVM... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  •  ...to scalable photonic engines, Lumilens is unlocking...  ...Every line of code, every design decision, every...  ...We are seeking a Senior Physical Design Engineer...  ...developing high‑performance ASIC using TSMC advance process...  ..., including floorplanning, placement, CTS, routing... 
    Senior

    Lumilens

    San Jose, CA
    2 days ago
  •  ...Advanced Micro Devices, Inc. in San Jose, CA is seeking a hardware design engineer to contribute to FPGA product development within the AECG group. You will participate in RTL development, implement complex digital and mixed-signal blocks, and collaborate with cross... 
    Senior

    Jobleads-US

    San Jose, CA
    1 day ago
  • $116k - $246k

     ...advance faster than ever. Role Summary As a Sr. or Staff Design Engineer in the NVE Design Engineering Analog group at Micron...  ...products. Responsibilities Design, simulate, optimize, and floorplan NAND analog and mixed‑signal circuits, including circuits that... 
    Senior
    Full time
    Local area

    3M HEALTHCARE

    San Jose, CA
    2 days ago
  •  ...NVIDIA Corporation is seeking a Senior Logic Design Engineer to contribute to CPU on-chip and interconnect design, covering RTL, timing closure, and ASIC flow. You will collaborate with verification and implementation teams to meet timing and power goals, while mentoring... 
    Senior

    Jobleads-US

    Santa Clara, CA
    1 day ago
  • $125.7k - $203.1k

     ...grow. Because full product development—from design to qualification to production—is within...  ...world. Your Impact As a Physical Design Engineer, you will play a key role in the full RTL...  ...and work experience should be in ASIC Physical Design, ASIC design, engineeringor... 
    Full time
    Temporary work
    Work experience placement
    Internship
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    2 days ago
  •  ...right at home here. Role Overview We are seeking a Senior SRAM Layout Design Engineer to own the complete custom layout process for SRAM bitcell...  ...in advanced CMOS technologies. Develop and improve floorplans for SRAM and memory blocks, covering array layout, periphery... 
    Senior

    Vailexa

    Santa Clara, CA
    11 days ago
  • $132k - $207k

     ...Are you a Mask Layout Design Engineer who is seeking an outstanding opportunity? We are looking for a Senior Mask Layout Design Engineer – someone who is excited to join a growing...  ...using Cadence tools You'll work with ASIC and mixed-signal engineers to customize designs... 
    Senior

    Jobleads-US

    Santa Clara, CA
    2 days ago
  • $168k - $264.5k

     ...team and help move the needle! We are looking for a senior engineer to be part of the mixed-signal design team building next generation NVLINK. This position...  ...with layout engineers by providing detailed floorplan and guidance for matching and high-speed routings.... 
    Senior

    Jobleads-US

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

     ...We are now looking for a Senior Logic Design Engineer! As a member of our CPU Logic Design Team, you will be responsible for the design of CPU on-...  .... Verilog expertise required as is a deep understanding of ASIC design flow including RTL design, verification, logic synthesis... 
    Senior

    Jobleads-US

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

     ...working for us. We are now looking for a motivated Senior Physical Design and Timing Engineer to join our dynamic and growing team. What you'll...  ...from RTL/netlist to tapeout through logic synthesis, floorplanning, placement, clock-tree synthesis, routing, physical optimization... 
    Senior
    Full time

    Jobleads-US

    Santa Clara, CA
    3 days ago
  •  ...NVIDIA Corporation is seeking a Senior Physical Design and Timing Engineer to lead high-frequency and low-power design across CPUs, GPUs, LPUs and SoCs. The role emphasizes RTL-to-tapeout, floorplanning, and ECO troubleshooting with cross-functional collaboration across... 
    Senior

    Jobleads-US

    Santa Clara, CA
    3 days ago
  •  ...NVIDIA Corporation is seeking a Senior Digital Design Engineer for its Semi-Custom Silicon products group in Santa Clara. You will craft and implement...  ...skills, with a focus on high-bandwidth datapath blocks and complex ASIC design flows. #J-18808-Ljbffr Jobleads-US
    Senior

    Jobleads-US

    Santa Clara, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior ASIC Floorplan Design Engineer. Be the first to apply!