Senior Performance Co-Design Engineer, TPU
$174k - $252kConduct comprehensive serving performance studies on (current and emerging) LLMs (1P/3P models).Develop and maintain advanced simulation, profiling, and modeling tools to identify bottlenecks, understand key characteristics and project serving workload performance.Partner with model researchers, software and hardware teams to co-design architectural improvements tailored to Large Language Model (LLM) inference latency and throughput.Drive data-backed decisions that influence the roadmap for future TPU/Cloud Silicon architectures.Minimum qualifications:Bachelor’s degree in Computer Science, Electrical Engineering, Computer Engineering, a related field, or equivalent practical experience.5 years of experience in performance modeling/engineering, computer architecture, co-design, or systems engineering.Experience programming in C++ or Python.Preferred qualifications:Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.Experience with hardware/software co-design problems, especially performance analysis and identification at the pre-silicon stage.Experience enabling and optimizing large-scale ML models (e.g., LLMs, large embedding models).Experience with ML infrastructure, profiling tools, or deep learning inference/serving optimizations.Familiarity with accelerator architectures.Google Cloud’s mission is to make every business successful through AI by combining cutting-edge technology, infrastructure, and talent. AI/ML software engineers in Cloud bridge the gap between pioneering models and a massive product vehicle reaching billions. Our talent density and AI-powered tools drive rapid development, rooted in a culture of empowerment and a bias to action. In this role, you aren’t just building technology; you’re shaping the frontier of enterprise and driving the evolution of advanced models. The TPU Chip Architecture and Performance Co-design team is at the forefront of optimizing Google's custom AI silicon for next-generation machine learning models.As a Senior Performance Co-Design Engineer, you will focus and conduct LLM Serving Studies. In this role, you will work on analyzing and optimizing the serving performance of emerging models and use cases on our custom hardware. You will also work closely with hardware architects to influence the evolution of Google’s custom ML accelerators.The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide. We're the driving force behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.Individual pay is determined by factors including job-related skills, experience, and relevant education or training. US: $174000 - $252000 (USD) + 15% bonus target + equity + benefitsLearn more about benefits at Google.Bachelor’s degree in Computer Science, Electrical Engineering, Computer Engineering, a related field, or equivalent practical experience.5 years of experience in performance modeling/engineering, computer architecture, co-design, or systems engineering.Experience programming in C++ or Python.
- Google Cloud is seeking a Senior Performance Co-Design Engineer for TPU work in Sunnyvale to optimize serving performance of large language models on custom AI silicon. You will analyze current and emerging models, build tools to probe bottlenecks, and influence architecture...SeniorPerformance
- Google Sunnyvale, CA invites a Senior Staff Performance Codesign Engineer to shape TPU hardware and software for world-class AI/ML workloads. You will drive architecture decisions, verify complex digital designs, and align research with production systems powering billions...SeniorPerformance
- ...edge technology, infrastructure, and talent. The TPU Chip Architecture and Performance Co-design team optimizes Google's custom AI silicon for... ..., including LLMs, on our own hardware. As a Senior Performance Co-design Engineer, you will focus on LLM Serving Studies, analyzing...SeniorPerformance
$163k - $236k
...Develop implement, and maintain design blocks or components.Develop... ...'s degree in Electrical Engineering, Computer Engineering, Computer... ...SystemVerilog RTL.Experience with power, performance and area optimizations.... ...to drive cutting-edge TPU (Tensor Processing Unit) technology...SeniorPerformanceWorldwide$192k - $278k
...software stack to enable performant training and serving of... ...across hardware design, compiler development,... ...s degree in Electrical Engineering, Computer Engineering,... ..., or hardware-software co-design.Experience developing... ...to drive cutting-edge TPU (Tensor Processing Unit...PerformanceWorldwide$163k - $237k
...microarchitecture and RTL execution to deliver high-performance network design components which meet strict power,... ...:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer... ...an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology...SeniorPerformanceWorldwide$163k - $236k
...document the microarchitecture for digital designs within the TPU.Partner with Verification to develop... ...of internal design tools, flows, and engineering methodologies.Minimum qualifications:... ...design.Experience in optimizing for performance, power, and area.Cross-functional...SeniorPerformanceWorldwide$163k - $236k
...Drive RTL development, debug functional/performance simulations.Meet schedule commitments... ...qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science... ....8 years of experience with RTL design using Verilog/System Verilog and microarchitecture...SeniorPerformanceWorldwide- Google is seeking a Senior Staff Performance Codesign Engineer for the TPU in Sunnyvale, CA to shape AI/ML hardware acceleration. You will drive TPU architecture... ...long-term roadmaps, validate complex digital designs, and mentor teams while aligning with ML trends and...SeniorPerformance
$136k - $218.5k
...group delivers innovative PHY designs that power the most powerful... ...channels, supporting NVIDIA's high-performance interconnect protocols:... ...networking and enabling the era of Co-Packaged Optics (CPO) for... ...or M.S. degree in Electrical Engineering or equivalent experience.5+...SeniorPerformanceFull time$136k - $218.5k
The SCG Architecture team is hiring a Senior Power Integrity Co-Design Engineer to architect and deliver di/dt mitigation across silicon, package, board, and platform. This role bridges architecture, silicon, and platform — translating product noise targets into shipped...SeniorFull timeLive in$163k - $236k
...microarchitecture and RTL development, ensuring high-performance designs that strictly adhere to Power,... ...:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science... ...have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology...PerformanceWorldwide$138k - $197k
...complex microarchitecture for the TPU, writing high-quality, performant, and power-efficient RTL code primarily... ...continuous enhancement of internal design tools, flows, and methodologies.... ...qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer...PerformanceWorldwide$163k - $236k
...from HLS code to generated RTL.Design and maintain advanced... ...specific methods such as C/RTL co-simulation, formal equivalence... ...verifiability and mentor junior engineers on the nuances of HLS verification... ..., delivering unparalleled performance, efficiency, and integration....SeniorPerformanceWorldwide$136k - $218.5k
NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for... ...outstanding opportunity to influence performance of the next generation GPU and SoC,... ...knowledge or work experience in co-simulation environments such as VCS...SeniorPerformanceFull timeWork experience placementRemote work$164.47k - $311.89k
...Description: About the RoleIntel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In... ...signoffs and achievement of performance and power metricsLead IP delivery to... ...methodologies including UVM, SVA, ABV, and co-simulation; proficiency in low-power...SeniorPerformanceFull timeInternshipLocal areaImmediate startShift work- NVIDIA Gruppe is seeking a Senior Manufacturing & System Co-Design Workflow Engineer to lead the methodology and infrastructure that maintains holistic, systematic alignment, at scale across the full portfolio. You’ll design the workflow before fixing a program and build...Senior
- Google is seeking a TPU Design Engineer, Silicon in Mountain View, CA. This mid-level role focuses on driving progress in digital design and mentoring junior engineers while contributing to cutting-edge silicon for on-device ML and data-center inference. Required: a Bachelor...Senior
$174k - $252k
...optimization techniques for TPU backend necessary for... ...horizontal scaling performance.Build compiler related... ...scaling issues and improving engineering experience.Minimum... ...Experience in hardware design and hardware architecture... ...MLIR) and experience co-designing hardware-aware...SeniorPerformance$136k - $218.5k
SCG sits at the crossroads of design, architecture, marketing, and... ...System Verification CoDesign Engineer, you will work on system-level... ...reliability, and operations teams to co-design system-level speed... ...coverage across testing flows. Perform closed loop validation by...PerformanceFull time$240k - $333k
...ensuring unparalleled performance for the training and serving... ...across hardware engineering, compiler development,... ...or hardware-software co-design.Experience developing... ...to drive cutting-edge TPU (Tensor Processing Unit... ...-driven systems. As a Senior Staff Co-Design Engineer...SeniorPerformanceWorldwideShift work$156k - $229k
TPU Design Engineer, Silicon Google - Mountain View, CA, USA; San Diego, CA, USA Mid Experience driving progress, solving problems, and mentoring... ...with logic synthesis techniques to optimize RTL code, performance and power as well as low-power design techniques....PerformanceFull timeWorldwide- Responsibilities: • Architect, design and implement new features, performance improvements, and ISA extensions in RISC-V CPU core generators. • Microarchitecture... ...Ability to work well with others and a belief that engineering is a team sport. • Knowledge of at least one object-...SeniorPerformance
$184k - $287.5k
...spec to final shipment. NVIDIA's Silicon Co-Design Group sits at the convergence of architecture... ...consequences: escapes, yield loss, and performance loss.We're hiring a Senior Manufacturing & System Co-Design Workflow Engineer to lead the methodology and infrastructure...SeniorPerformanceFull timeImmediate start$150k - $250k
Job Title: Senior ASIC Design EngineerJob Location: Santa Clara, CA or Boston, MACompensation: $1... ...seeking a highly skilled Senior ASIC Design Engineer to lead the design and development of... ...that meet product specifications.Perform extensive verification and validation of...SeniorPerformance$196k - $310.5k
...impact on the world.NVIDIA is seeking an outstanding Platform Design Engineer to join our Circuit Solutions Group team. In this role, you... ...the platform specification and ensure the design meets the performance and testing requirements.Hands-on development and testing in...SeniorPerformanceFull time$168k - $264.5k
We are now looking for a Senior Physical Design Engineer. NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in... ....Shown experience in the following areas: Power, Performance and Area improvement Initiatives is a plus.Already a validated...SeniorPerformanceFull time- ...apply for this job.Job DescriptionThe Senior Emulation Design Engineer position is your opportunity to join... ...debugging, software development and performance analysis. This role is critical for validating... ...verification, hardware/software co-simulation, Linux device drivers,...SeniorPerformance
$168k - $264.5k
...team and help move the needle! We are looking for a senior engineer to be part of the mixed-signal design team building next generation NVLINK. This position... ...circuit to meet the specifications for system performance.Work closely with layout engineers by providing detailed...SeniorPerformanceFull time$168k - $264.5k
We are now looking for a motivated Senior Circuit Design Engineer to join our dynamic and growing team. If you are looking for a challenging and... ...work closely with cross-functional teams to improve the performance, reliability and security of Nvidia’s next generation...SeniorPerformanceFull time
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior Performance Co-Design Engineer, TPU. Be the first to apply!
- senior physical design engineer Sunnyvale, CA
- product engineer Sunnyvale, CA
- cad design engineer solidworks Sunnyvale, CA
- rtl design engineer Sunnyvale, CA
- sr. product engineer Sunnyvale, CA
- senior product design engineer Sunnyvale, CA
- physical design engineer Sunnyvale, CA
- asic digital design engineer Sunnyvale, CA
- design verification engineer Sunnyvale, CA
- manufacturing design engineer Sunnyvale, CA
