Senior TPU Performance Co-Design Engineer
Google Sunnyvale, CA invites a Senior Staff Performance Codesign Engineer to shape TPU hardware and software for world-class AI/ML workloads. You will drive architecture decisions, verify complex digital designs, and align research with production systems powering billions of user-facing services. The role emphasizes cross‑functional leadership, performance modeling, and scalable ML pipelines, with opportunities to influence multi‑generational hardware solutions and next‑gen accelerators. #J-18808-Ljbffr Google
Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the Senior TPU Performance Co-Design Engineer in Sunnyvale, CA vacancy
$174k - $252k
...comprehensive serving performance studies on (current and... ...and hardware teams to co-design architectural... ...the roadmap for future TPU/Cloud Silicon architectures... ...Computer Science, Electrical Engineering, Computer Engineering,... ...learning models.As a Senior Performance Co-Design...SeniorPerformanceWorldwide- Google Cloud is seeking a Senior Performance Co-Design Engineer for TPU work in Sunnyvale to optimize serving performance of large language models on custom AI silicon. You will analyze current and emerging models, build tools to probe bottlenecks, and influence architecture...SeniorPerformance
$174k - $252k
Senior Performance Co-Design Engineer, TPU Company: Google Location: Sunnyvale, CA, USA Mid Experience driving progress, solving problems, and mentoring more junior team members; deeper expertise and applied knowledge within relevant area. Minimum qualifications: Bachelor...SeniorPerformanceWorldwide- Google Cloud’s TPU Chip Architecture and Performance Co-design team seeks a Senior Performance Co-Design Engineer to drive LLM serving studies and optimize serving performance on our custom AI silicon. You’ll partner with researchers and hardware teams to balance latency...SeniorPerformance
- ...edge technology, infrastructure, and talent. The TPU Chip Architecture and Performance Co-design team optimizes Google's custom AI silicon for... ..., including LLMs, on our own hardware. As a Senior Performance Co-design Engineer, you will focus on LLM Serving Studies, analyzing...SeniorPerformance
- Google Sunnyvale is seeking a Senior Performance Co-design Engineer for LLM training to shape future ML accelerators and ensure efficient training across... ..., build modeling infrastructure and tooling, and influence the roadmap for TPU/Cloud Silicon #J-18808-Ljbffr GoogleSeniorPerformance
- Google Cloud’s TPU Chip Architecture and Performance Co-design team seeks a Senior Performance Engineer in Sunnyvale to optimize AI silicon for large language model training. You will study training workloads for 1P and 3P models, shaping hardware and software architectures...SeniorPerformance
$174k - $252k
...Computer Science, Electrical Engineering, Computer Engineering,... ...of experience in performance modeling/engineering,... ...architecture, co-design, or systems engineering... ...advanced models. The TPU Chip Architecture and... ...learning models. As a Senior Performance Co-Design...SeniorPerformanceWorldwide$174k - $252k
Senior Performance Co-design Engineer, LLM Training Google, Sunnyvale, CA, USA Mid Experience driving progress, solving problems, and mentoring more junior... ...and driving the evolution of advanced models. The TPU Chip Architecture and Performance Co-design team is at the...SeniorPerformanceWorldwide- Google is seeking a Staff Co-Design Engineer to shape the TPU architecture and accelerate AI/ML hardware. You will drive silicon solutions powering... ...work across AI research and engineering to push the performance and efficiency of TPU-based systems. As part of the TPU...Performance
$192k - $278k
...software stack to enable performant training and serving of... ...across hardware design, compiler development,... ...s degree in Electrical Engineering, Computer Engineering,... ..., or hardware-software co-design.Experience developing... ...to drive cutting-edge TPU (Tensor Processing Unit...PerformanceWorldwide$163k - $237k
...microarchitecture and RTL execution to deliver high-performance network design components which meet strict power,... ...:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer... ...an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology...SeniorPerformanceWorldwide- Google Sunnyvale is seeking a Senior Performance Co-design Engineer focused on LLM training to drive the hardware-software co-design for next-gen ML accelerators. You will lead modeling, analyze bottlenecks, and partner with ML researchers to optimize training workloads...SeniorPerformance
$168k - $264.5k
Senior Manufacturing and System Co-Design Workflow Engineer (Finance) Build the infrastructure that keeps every NVIDIA chip aligned from first spec to final shipment... ...faces the consequences: escapes, yield loss, and performance loss. We're hiring a Senior Manufacturing &...SeniorPerformanceImmediate start$163k - $236k
...document the microarchitecture for digital designs within the TPU.Partner with Verification to develop... ...of internal design tools, flows, and engineering methodologies.Minimum qualifications:... ...design.Experience in optimizing for performance, power, and area.Cross-functional...SeniorPerformanceWorldwide$163k - $236k
...Drive RTL development, debug functional/performance simulations.Meet schedule commitments... ...qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science... ....8 years of experience with RTL design using Verilog/System Verilog and microarchitecture...SeniorPerformanceWorldwide$163k - $236k
...management and control subsystem's design microarchitecture... ...Bachelor's degree in Electrical Engineering, Computer Engineering, Computer... ...opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology... ...require you to coordinate and co-design with our software and...SeniorWorldwide- Google is seeking a Senior Staff Performance Codesign Engineer for the TPU in Sunnyvale, CA to shape AI/ML hardware acceleration. You will drive TPU architecture... ...long-term roadmaps, validate complex digital designs, and mentor teams while aligning with ML trends and...SeniorPerformance
$189k - $301k
...Conductor in San Jose, CA is seeking a seasoned engineer to lead co-design efforts for optimizing AI model inference performance. The role requires a deep understanding of AI infrastructure, covering everything from model definition to serving. The ideal candidate...SeniorPerformanceConductor
San Jose, CA8 hours ago$136k - $218.5k
...group delivers innovative PHY designs that power the most powerful... ...channels, supporting NVIDIA's high-performance interconnect protocols:... ...networking and enabling the era of Co-Packaged Optics (CPO) for... ...or M.S. degree in Electrical Engineering or equivalent experience.5+...SeniorPerformanceFull time$163k - $237k
Participate in the Physical Design of complex blocks.Contribute to... ...to achieve the best Power/Performance Analysis (PPA). This includes... ...Bachelor's degree in Electrical Engineering, Computer Engineering,... ...opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology...SeniorPerformanceWorldwide$136k - $218.5k
The SCG Architecture team is hiring a Senior Power Integrity Co-Design Engineer to architect and deliver di/dt mitigation across silicon, package, board, and platform. This role bridges architecture, silicon, and platform — translating product noise targets into shipped...SeniorFull timeLive in$163k - $236k
...microarchitecture and RTL development, ensuring high-performance designs that strictly adhere to Power,... ...:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science... ...have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology...PerformanceWorldwide$138k - $197k
...complex microarchitecture for the TPU, writing high-quality, performant, and power-efficient RTL code primarily... ...continuous enhancement of internal design tools, flows, and methodologies.... ...qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer...PerformanceWorldwide$163k - $236k
...from HLS code to generated RTL.Design and maintain advanced... ...specific methods such as C/RTL co-simulation, formal equivalence... ...verifiability and mentor junior engineers on the nuances of HLS verification... ..., delivering unparalleled performance, efficiency, and integration....SeniorPerformanceWorldwide$136k - $218.5k
NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for... ...outstanding opportunity to influence performance of the next generation GPU and SoC,... ...knowledge or work experience in co-simulation environments such as VCS...SeniorPerformanceFull timeWork experience placementRemote work$164.47k - $311.89k
...Description: About the RoleIntel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In... ...signoffs and achievement of performance and power metricsLead IP delivery to... ...methodologies including UVM, SVA, ABV, and co-simulation; proficiency in low-power...SeniorPerformanceFull timeInternshipLocal areaImmediate startShift work- NVIDIA Gruppe is seeking a Senior Manufacturing & System Co-Design Workflow Engineer to lead the methodology and infrastructure that maintains holistic, systematic alignment, at scale across the full portfolio. You’ll design the workflow before fixing a program and build...Senior
- Google Cloud's TPU Chip Architecture and Performance team analyzes ML workloads to balance performance and cost... ..., compiler developers, and systems engineers to drive architecture decisions and... ...analysis, hardware/software co-design, and scalable estimation methods for...SeniorPerformance
- Google is seeking a TPU Design Engineer, Silicon in Mountain View, CA. This mid-level role focuses on driving progress in digital design and mentoring junior engineers while contributing to cutting-edge silicon for on-device ML and data-center inference. Required: a Bachelor...Senior
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior TPU Performance Co-Design Engineer. Be the first to apply!
Related searches
- semiconductor product engineer Sunnyvale, CA
- data center design engineer Sunnyvale, CA
- asic digital design engineer Sunnyvale, CA
- soc design engineer Sunnyvale, CA
- manufacturing design engineer Sunnyvale, CA
- senior design verification engineer Sunnyvale, CA
- senior asic design engineer Sunnyvale, CA
- product engineer Sunnyvale, CA
- product design engineer Sunnyvale, CA
- industrial design engineer Sunnyvale, CA