Senior AI Co-Design Engineer - Memory-Driven Inference
$189k - $301kConductor
Conductor in San Jose, CA is seeking a seasoned engineer to lead co-design efforts for optimizing AI model inference performance. The role requires a deep understanding of AI infrastructure, covering everything from model definition to serving.
The ideal candidate should have extensive industry experience, proficiency in PyTorch, and a solid grasp of the memory wall challenges. Benefits include 4+ weeks of paid time off, health support, and a competitive salary ranging from $189,000 to $301,000 per year.
#J-18808-LjbffrVacancy posted 8 hours ago
Similar jobs that could be interesting for youBased on the Senior AI Co-Design Engineer - Memory-Driven Inference in San Jose, CA vacancy
- NVIDIA Gruppe is seeking a Senior Manufacturing & System Co-Design Workflow Engineer to lead the methodology and infrastructure that maintains holistic, systematic alignment, at scale across the full portfolio. You’ll design the workflow before fixing a program and build...Senior
$134.39k - $201.3k
...enterprise, cloud and AI, and carrier architectures... .../CXL, Ethernet, DDR/Memory, Security/Boot, Low-Speed... ...of the COE, you will design, verify, and deliver IP... ...complianceContribute to coverage-driven verification (CDV)... ...s degree in electrical engineering, Computer Engineering,...SeniorPermanent employmentInternshipWork from homeShift work$168k - $264.5k
Senior Manufacturing and System Co-Design Workflow Engineer (Finance) Build the infrastructure that keeps every NVIDIA chip aligned... .... E2E Program Integration & TPM Driven Attestation: Wire SMAC work into... ...is the infrastructure that makes AI genuinely usable in a rigorous...SeniorImmediate start$180k - $260k
...Senior Staff Engineer/Principal Memory Design Engineer Senior Staff Engineer/Principal Memory Design Engineer 3... ...among the first 25 applicants Get AI-powered advice on this job and more... ...ASIC customers in North America to co-design embedded memory architectures...SeniorFull timeTemporary workWorldwideMediaTek
San Jose, CA8 hours ago$136k - $218.5k
The SCG Architecture team is hiring a Senior Power Integrity Co-Design Engineer to architect and deliver di/dt mitigation across silicon, package, board,... ...accept ambiguity. It also requires the ability to apply AI as a force multiplier while maintaining rigorous engineering...SeniorFull timeLive in$174k - $252k
Lead hardware/software co-design and performance modeling... ...bottlenecks (compute, memory, networking) for massively... ...Science, Electrical Engineering, Computer Engineering,... ...business successful through AI by combining cutting-... ...learning models. As a Senior Performance Engineer,...SeniorWorldwide$164.47k - $311.89k
...RoleIntel is seeking a Senior Design Verification Engineer for the Silicon... ...protocol verification, and memory subsystem behavior,... ...discipline boundaries. AI-assisted workflows... ...methodologies including ML-driven verification... ...including UVM, SVA, ABV, and co-simulation;...SeniorFull timeInternshipLocal areaImmediate startShift work- Google Cloud is seeking a Senior Performance Co-Design Engineer for TPU work in Sunnyvale to optimize serving... ...of large language models on custom AI silicon. You will analyze current and... ...software partners. The role centers on LLM inference latency and throughput,...Senior
- ...Micron Technology is seeking a Senior Engineer in the NVE Design Engineering Core to advance best-in-class memory products and mixed-signal circuit design. You will contribute... ...simulations, and drive layout integration with AI-assisted design tools to accelerate tasks....Senior
Micron Technology
San Jose, CA8 hours ago $174k - $252k
...Computer Science, Electrical Engineering, Computer Engineering,... ...architecture, co-design, or systems engineering... ...tools, or deep learning inference/serving optimizations.... ...successful through AI by combining cutting-edge... ...learning models. As a Senior Performance Co-Design...SeniorWorldwide$174k - $252k
Senior Performance Co-Design Engineer, TPU Company: Google Location: Sunnyvale, CA, USA Mid Experience driving... ..., profiling tools, or deep learning inference/serving optimizations. Familiarity... ...every business successful through AI by combining cutting-edge technology...SeniorWorldwide$174k - $252k
Senior Performance Co-design Engineer, LLM Training Google, Sunnyvale, CA, USA Mid Experience driving progress,... ...make every business successful through AI by combining cutting-edge technology,... ...training bottlenecks (compute, memory, networking) for massively scaled 1P...SeniorWorldwide$192k - $278k
...balance compute, memory bandwidth, and... ...hardware design, compiler development... ...in Electrical Engineering, Computer Engineering... ...-software co-design.... ...ML training and inference.Experience with... ...the future of AI/ML hardware acceleration... ...within AI/ML-driven systems.As a Staff...Worldwide$122.44k - $232.19k
...work every single day to design and manufacture silicon... ...of advanced memory technology. These circuits... ...through design technology co-optimization (DTCO) and... ...Master degree in Electrical Engineering, Computer Engineering,... ...leadership for the AI era, enabling our customers...Full timeInternshipLocal areaImmediate startShift work- Company DescriptionAxiado is an AI-enhanced security processor... ...this job.Job DescriptionThe Senior Emulation Design Engineer position is your opportunity... ...design and validationSelf-driven, good problem solving and... ...verification, hardware/software co-simulation, Linux device...Senior
$182.5k - $260.5k
...the cloud and AI era. We secure... ...its Zero Trust Engine, and the powerful... ...technology is driven by our greatest... ...are available at Senior Staff and above... ..., you own the inference and optimization... ..., KV-cache and memory management,... ...security relevance.Design and grow the...Senior- ...computing experiences—from AI and data centers, to PCs... ...within an AI-driven roadmap. You will lead and architect the memory subsystem of next-generation... ...of DDR5 and DDR4 in both design and debug. You will work... ...experience in hardware engineering, with a focus on next-generation...
$135.9k - $201.13k
...Across enterprise, cloud and AI, and carrier architectures... ...Team, Your ImpactAs a Senior Staff Digital ASIC Design Engineer at Marvell, you will join... ...speed datapaths, and DSP driven processing engines that enable... ...processing engines, memory subsystems, and large‑scale...SeniorPermanent employmentFull timeInternshipWork from home- ...ChipAgents is seeking a Senior Design Engineer to own the product experience across CLI, web, IDE, and desktop interfaces. You will shape workflows... ...definition through launch, working with users, engineers, AI researchers, and leadership to deliver coherent, intuitive experiences...Senior
ChipAgents
San Jose, CA8 hours ago - ...the potential of generative AI to power the... ...tackling challenges and are driven by execution. Ready to come... ...3 days per week.The role:Senior Staff Design Verification Engineer What you will do:We want to... ...first highly programmable in-memory computing architecture that...Senior3 days per week
- ...make every business successful through AI by combining cutting-edge technology... ...Chip Architecture and Performance Co-design team optimizes Google's custom AI... ...including LLMs, on our own hardware. As a Senior Performance Co-design Engineer, you will focus on LLM Serving...Senior
- Google Cloud’s TPU Chip Architecture and Performance Co-design team seeks a Senior Performance Co-Design Engineer to drive LLM serving studies and optimize serving performance on our custom AI silicon. You’ll partner with researchers and hardware teams to balance latency...Senior
$136k - $218.5k
We are now hiring for a Senior Circuit Design Engineer for Standard Cell and/or ROM.... ...deep learning ignited modern AI — the next era of computing... ...and development for Inference. We specialize in developing... ...and/or custom ROM (Read Only Memory) modules in deep submicron...SeniorFull timeImmediate startNVIDIA
Santa Clara, CA16 days ago$120k - $220k
...fundamentally change the design, economics,... ...a highly experienced Senior Physical Design Engineer to join our ASIC implementation... ...through ECO-driven optimization • Conduct... ...integration of hard macros, memory compilers, and analog... ...intelligence (AI) tools to support parts...SeniorFull timeWork at officeImmediate startVisa sponsorshipNight shiftE-Space
Saratoga, CAa month ago- Google Cloud’s TPU Chip Architecture and Performance Co-design team seeks a Senior Performance Engineer in Sunnyvale to optimize AI silicon for large language model training. You will study training workloads for 1P and 3P models, shaping hardware and software architectures...Senior
$2,000 per month
...intelligence. We co-design chips, racks, software... ...focused on inference . Backed by hundreds... ...staffed by leading engineers, Etched is... ...-Test (BIST), and Memory BIST (MBIST). Collaborate... ...to implement data-driven test process... ...-focused frontier AI system. Our addressable...Work at officeRelocation packageEtched
San Jose, CA14 days ago$150k - $250k
Job Title: Senior ASIC Design EngineerJob Location: Santa Clara, CA or Boston, MACompensation... ..., UCIe / Ethernet / High-Speed I/O, AI Accelerator, Memory Subsystem DesignPosition OverviewWe... ...a highly skilled Senior ASIC Design Engineer to lead the design and development...Senior$136k - $218.5k
NVIDIA is looking for a Senior SOC Design Engineer to join our SOC Design team! At NVIDIA, you'll collaborate... ...and SOCs that power everything from AI to gaming! As a Senior SOC Design... ...that make a real difference. If you're driven by innovation and want to be part of a...SeniorFull time$136k - $218.5k
...deep learning ignited modern AI — the next era of computing. NVIDIA... ...group delivers innovative PHY designs that power the most powerful... ...and enabling the era of Co-Packaged Optics (CPO) for NVIDIA... ...or M.S. degree in Electrical Engineering or equivalent experience.5+ years...SeniorFull time$168k - $264.5k
NVIDIA is looking for a Senior Design Engineer for our Coherent High Speed Interconnect team!For two... ...at the beginning of the next era, the AI computing era, ignited by a new computing... ...physical layer of interconnects such as Memory (DDR, LPDDR etc..) , PCIE ,...SeniorFull time
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior AI Co-Design Engineer - Memory-Driven Inference. Be the first to apply!
Related searches
- ai developer San Jose, CA
- ai engineer San Jose, CA
- ai prompt engineer San Jose, CA
- senior ai engineer San Jose, CA
- ai engineer remote San Jose, CA
- semiconductor product engineer San Jose, CA
- data center design engineer San Jose, CA
- soc design verification engineer San Jose, CA
- asic digital design engineer San Jose, CA
- soc design engineer San Jose, CA