Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

ASIC DFT Engineer

$146k - $232k

Rivian

About Rivian

Rivian is on a mission to keep the world adventurous forever. This goes for the emissions-free Electric Adventure Vehicles we build, and the curious, courageous souls we seek to attract.

As a company, we constantly challenge what's possible, never simply accepting what has always been done. We reframe old problems, seek new solutions and operate comfortably in areas that are unknown. Our backgrounds are diverse, but our team shares a love of the outdoors and a desire to protect it for future generations.


Role Summary

As a DFT Engineer you will be responsible for defining, implementing and deploying advanced Design-for-Test (DFT) methodologies including Scan, MBIST, JTAG/iJTAG, mixed-signal IO tests. You will work with Front-end RTL Teams, Physical design team and Productization team. In this role you will own DFT insertion, verification, DRC check, and test coverage closure from RTL/netlist through post-silicon debug.


Responsibilities

  • Lead implementation of DFT architectures, including scan insertion, compression/decompression logic, memory BIST, logic BIST, Functional Safety(FuSa) and Analog IP Tests.
  • Responsible for evaluating design readiness for scan insertion through RTL and physical design Scan Design Rule Check (DRC) tools
  • Integration and verification of Design for Test (DFT) fabrics and IP within Subsystems
  • Develop test scripts, automate processes, and analyze data using programming languages such as Perl, Python, Tcl
  • Own ATPG tools and methodologies, including generating patterns for stuck-at, transition, Cell- aware, path delay fault models, diagnosis, and hierarchical test flows.
  • Run and debug non-timing and SDF annotated gate level simulations
  • Analyze test results and drive test coverage improvement and closure
  • Develop ,validate and timing closure of DFT timing constraints for scan, BIST, and test modes
  • Experience with UPF (Unified Power Format), formal verification, and DRC rule checking experience
  • Support pre-silicon DFT signoff and assist with post-silicon pattern bring-up, debug and Silicon characterization
  • Exposure to mixed-signal or SERDES DFT, such as IOBIST or loopback testing
  • Exposure to Chiplet-based architectures, including Die-to-Die (D2D) test methodologies (e.g., UCIe interfaces) and Known Good Die (KGD) strategies.

Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science or equivalent experience.
  • 5+ years of experience in DFT architecture, implementation, and verification for SoCs.
  • Experience in DFT flow, including architecture, IP integration (e.g., Scan controllers, TAP, MBIST), and interaction with synthesis and verification flows.
  • Experience with industry-leading EDA tools for DFT, such as Synopsys ( Fusion Compiler, TestMax) or Siemens EDA (Tessent, TestKompress).
  • Verilog design experience - developing custom DFT logic & IP integration; familiarity with functional verification
  • DFT SDC Creations and Test mode Static Timing Analysis & Debug
  • Experience working with Gate level simulation with timing & no-timing, debugging.
  • Experience in ATE debug, or validation of DFT features.

Pay Disclosure

The listed base salary range for this role is $146,00 - $232,000 for San Francisco Bay Area based applicants. This is the lowest to highest salary we in good faith believe we would pay for this role at the time of this posting. An employee's position within the salary range will be based on several factors including, but not limited to, specific competencies, relevant education, qualifications, certifications, experience, skills, geographic location, shift, and organizational needs.

We offer a comprehensive package of benefits for full-time and part-time employees, their spouse or domestic partner, and children up to age 26, including but not limited to paid vacation, paid sick leave, and a competitive portfolio of insurance benefits including life, medical, dental, vision, short-term disability insurance, and long-term disability insurance to eligible employees. You may also have the opportunity to participate in Rivian's 401(k) Plan and Employee Stock Purchase Program if you meet certain eligibility requirements. Full-time employee coverage is effective on their first day of employment. Part-time employee coverage is effective the first of the month following 90 days of employment. More information about benefits is available at rivianbenefits.com.

Equal Opportunity

Rivian is an equal opportunity employer and complies with all applicable federal, state, and local fair employment practices laws. All qualified applicants will receive consideration for employment without regard to race, color, religion, national origin, ancestry, sex, sexual orientation, gender, gender expression, gender identity, genetic information or characteristics, physical or mental disability, marital/domestic partner status, age, military/veteran status, medical condition, or any other characteristic protected by law.

Rivian is committed to ensuring that our hiring process is accessible for persons with disabilities. If you have a disability or limitation, such as those covered by the Americans with Disabilities Act, that requires accommodations to assist you in the search and application process, please email us at

Candidate Data Privacy and Technology

Rivian may collect, use and disclose your personal information or personal data (within the meaning of the applicable data protection laws) when you apply for employment and/or participate in our recruitment processes ("Candidate Personal Data"). This data includes contact, demographic, communications, educational, professional, employment, social media/website, network/device, recruiting system usage/interaction, security and preference information. Rivian may use your Candidate Personal Data for the purposes of (i) tracking interactions with our recruiting system; (ii) carrying out, analyzing and improving our application and recruitment process, including assessing you and your application and conducting employment, background and reference checks; (iii) establishing an employment relationship or entering into an employment contract with you; (iv) complying with our legal, regulatory and corporate governance obligations; (v) recordkeeping; (vi) ensuring network and information security and preventing fraud; and (vii) as otherwise required or permitted by applicable law.

Rivian may share your Candidate Personal Data with (i) internal personnel who have a need to know such information in order to perform their duties, including individuals on our People Team, Finance, Legal, and the team(s) with the position(s) for which you are applying; (ii) Rivian affiliates; and (iii) Rivian's service providers, including providers of background checks, staffing services, and cloud services.

Rivian may transfer or store internationally your Candidate Personal Data, including to or in the United States, Canada, the United Kingdom, and the European Union and in the cloud, and this data may be subject to the laws and accessible to the courts, law enforcement and national security authorities of such jurisdictions.

How We Use AI in Our Hiring Process: To ensure transparency, we want candidates to know that Rivian uses iCIMS Talent Cloud Artificial Intelligence (TCAI) and AI-enabled tools to assist with screening, reviewing, organizing and highlighting profiles and applications that match the key requirements for each role.

AI does not make hiring decisions: Qualified candidate applications are reviewed by a member of our team, and all decisions throughout the process are made by humans. We use AI to support efficiency and consistency, not to replace human judgment. We are committed to a fair, thoughtful, and equitable experience for every candidate.

Participation in AI profile matching is entirely voluntary. If you prefer that your profile not be used in this process, you can opt out at any time. Opting out means your profile will be excluded from automated matching and will not be surfaced for additional roles through this system. Your current application remains active and will not be affected in any way.

Please note that we are currently not accepting applications from third party application services.
Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the ASIC DFT Engineer in Palo Alto, CA vacancy
  • $175k - $280k

     ...SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.SR. ASIC DFT ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink, the... 
    Suggested
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    2 days ago
  •  ...SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.ASIC/SOC DFT ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink, the world... 
    Suggested
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    1 day ago
  • $135k - $175k

     ...SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. ASIC/SOC DFT ENGINEER (SILICON ENGINEERING) At SpaceX we're leveraging our experience in building rockets and spacecraft to deploy Starlink, the... 
    Suggested
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    4 days ago
  •  ...View), London, Copenhagen, and Seoul. The Role As a Design-for-Test (DFT) Engineer at Normal, you will own the DFT architecture and implementation for our next-generation, physics-inspired ASICs, from early RTL design through tapeout and silicon bring-up. You will... 
    Suggested

    Normal Computing Corporation

    Palo Alto, CA
    3 days ago
  • $160k - $275k

     ...systems including hardware and software to train and run the largest ML workloads for AGI. MatX is seeking a Silicon Design-For-Test (DFT) engineer to join our team as we create best-in-class silicon for high-performance and sustainable GenAI. The successful candidate for... 
    Suggested
    Daily paid
    Full time
    Work experience placement
    Work at office
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    2 days ago
  • $160k - $275k

     ...systems including hardware and software to train and run the largest ML workloads for AGI. MatX is seeking a Silicon Design-For-Test (DFT) engineer to join our team as we create best-in-class silicon for high-performance and sustainable GenAI. The successful candidate for... 
    Daily paid
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX Inc.

    Mountain View, CA
    17 hours ago
  • $168k - $264.5k

    We are now looking for a Senior ASIC Design Engineer to join our DFT team!NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  •  ...on can be tested in manufacturing and in the field. You'll own DFT architecture and implementation on real silicon programs with leading...  ...-up, pattern debug, and yield analysis with test and product engineering. Build automation for DFT flows and coverage reporting.... 

    Voltai, Inc

    Palo Alto, CA
    1 day ago
  • $160k - $230k

     ...DFT Engineer - Verification Who we are: We are a startup building foundational technology to address performance, scalability, and resiliency...  ...for ensuring the functionality, correctness, and quality of ASIC DFT logic. This role focuses on building robust verification... 
    Remote work

    Delos Data Inc

    Palo Alto, CA
    3 days ago
  • $175k - $280k

     ...actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.SR. ASIC DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink,... 
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    4 days ago
  • $168k - $264.5k

     ...lasting impact on the world.NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the design and implementation of the world’s...  ...UPF power verification is a plusExperience in netlist and DFT verification is a plusPerl/Python and C/C++ programming language... 
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $175k - $280k

     ...actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. SR. ASIC DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING) At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy... 
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SPACE EXPLORATION TECHNOLOGIES CORP

    Palo Alto, CA
    17 hours ago
  • $175k - $215k

     ...ASIC Design Verification Engineer Waymo is an autonomous driving technology company with the mission to be the world's most trusted driver. Since its start as the Google Self-Driving Car Project in 2009, Waymo has focused on building the Waymo Driver—The World's Most... 
    Full time
    Remote work

    Waymo

    Mountain View, CA
    3 days ago
  • $136k - $218.5k

     ...lasting impact on the world.We are now looking for a motivated ASIC Timing Engineer to join our dynamic and growing team. If you want to...  ...logic synthesis and equivalence checking/FV.Understanding of DFT logic and experience with DFT timing closure for various modes... 
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $116k - $189.75k

     ...today. The GPU clocks group is looking for an exceptional ASIC Clocks Verification Engineer. The team is responsible for crafting all aspects of GPU...  ...clock information to SOC verification team, timing and DFT teams. You will use Perl to improve the productivity of the... 
    Full time

    NVIDIA

    Santa Clara, CA
    2 hours ago
  • $168k - $264.5k

     ...choice to join us today. Design-for-Test Engineering at NVIDIA works on groundbreaking...  ...involving crafting creative solutions for DFT architecture, verification and post-silicon...  ...system architecture, chip architecture, ASIC design, verification, CAD, VLSI, SW development... 
    Full time

    NVIDIA

    Santa Clara, CA
    2 days ago
  •  ...Job Description: ~5+ years of hands-on experience in DFT and ATPG for SoC or ASIC designs ~ Strong understanding of DFT fundamentals including controllability, observability, and scan-based testing ~ Proven expertise in ATPG pattern generation, analysis, and debug... 

    W3Global

    Santa Clara, CA
    1 day ago
  • Job-ID33217642Reference26-01963Job SummaryWe are looking for a skilled DFT/ATPG Engineer with 5+ years of hands-on experience in ASIC/SoC design and manufacturing test. The candidate should have strong knowledge of DFT fundamentals, ATPG, scan-based testing, MBIST,... 

    Katalyst Healthcares & Life Sciences

    Santa Clara, CA
    2 days ago
  •  ...and iPad) and Google (TPU, OpenTitan), and top researchers and engineers from Anthropic, Google DeepMind, Stanford, and MIT. ABOUT THE...  ...once it has been tested, screened, and shipped. We are hiring a DFT engineer who treats testability as a first‑class design discipline... 
    Flexible hours

    Ricursive

    Palo Alto, CA
    17 hours ago
  • $220k - $355k

     ...with the ultimate goal of enabling human life on Mars.PRINCIPAL DFT ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience...  ...firmware, architecture, design, validation, product engineering and ASIC implementation). In this role, you will be developing next-... 
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    3 days ago
  • $160k - $275k

     ...MatX is seeking silicon physical design engineers to join our team as we create best-in-class...  ...tapeout Work closely with the Design, DFT, and other Physical Design co-owners of...  ...Minimum 8 years of industry experience in ASIC Physical Design Great interpersonal and... 
    Daily paid
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX Inc.

    Mountain View, CA
    17 hours ago
  •  ...Seoul. The Role As a Lead RTL Design Engineer at Normal, you will lead and own the...  ...work sits at the intersection of classical ASIC design, novel computing architectures, and...  ...optimization, floorplanning constraints, and DFT. Design Reviews : Participate in design... 

    Normal Computing Corporation

    Mountain View, CA
    3 days ago
  • $190.2k - $285.4k

     ...Company: Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group ASICS Engineering General Summary: As a leading technology innovator, Qualcomm pushes the boundaries to enable next-generation experiences and drives digital transformation... 
    Work experience placement
    Immediate start
    Work from home

    QUALCOMM, Inc.

    Santa Clara, CA
    1 hour ago
  • $163k - $236k

     ...understanding the design specification and interacting with design engineers to identify important verification scenarios.Create and enhance...  ...in verifying digital logic at RTL using SystemVerilog/UVM for ASICs.Preferred qualifications:Master's degree or PhD in Electrical... 
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $181k - $367k

     ...Principal ASIC Verification Engineer This role has been designed as 'Hybrid' with a requirement that you will work on average 2 days per week from an HPE office. Who We Are Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people... 
    Work experience placement
    Work at office
    Local area
    Immediate start
    2 days per week

    Hewlett Packard Enterprise

    Sunnyvale, CA
    4 days ago
  • $200k - $285k

     ...We are seeking a Product Engineer / Product Operations Engineer to serve as the critical link...  ...and at target margin. You will partner with DFT, design, and test engineering, and help...  ...engineering, or operations for complex digital/SoC/ASIC products Strong understanding of the... 
    For contractors

    DensityAI, Inc.

    Mountain View, CA
    17 hours ago
  • $129.2k - $209k

     ...stronger relationships, and the kind of precision that drives great outcomes.Job SummaryYour Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next-generation firewall products meet or exceed industry-leading... 
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    1 day ago
  • $138k - $197k

     ...components.Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or...  ...and its integration within AI/ML-driven systems.As an ASIC Formal Verification Engineer, you will contribute formal verification... 
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  •  ...Seoul. The Role As a Physical Design Engineer at Normal, you will own the end-to-end...  ...tapeout. Sitting at the intersection of custom ASIC design and our hardware-algorithm co-...  ...Collaborate closely with RTL, architecture, and DFT teams to influence early floorplanning,... 

    Normal Computing Corporation

    Palo Alto, CA
    3 days ago
  • $194.6k - $285.7k

     ...track record of building complex and high-performance Silicon ASICs. Our silicon devices drive the world’s most complex networks and...  ...in the industry! The Cisco Service Provider Routing Hardware Engineering team develops next‑generation hardware by adhering to IEEE standards... 
    Full time
    Contract work
    Temporary work
    Work at office
    Local area
    Flexible hours
    Shift work

    Cisco Systems, Inc

    Milpitas, CA
    4 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to ASIC DFT Engineer. Be the first to apply!