Senior Physical Design Lead Tapeout Expert
Normal Computing Corp.
Normal Computing in Mountain View, CA, seeks a seasoned Physical Design Lead to own the silicon realization path from synthesis to GDSII tapeout. You will drive floorplanning, P&R, CTS, STA, and signoff with RTL and architecture teams to achieve aggressive PPA targets.
You will lead the PD team, plan projects, select EDA tools, and ensure design feasibility across the backend flow. A tapeout track record and 7+ years in leadership are required.
#J-18808-LjbffrVacancy posted 19 hours ago
Similar jobs that could be interesting for youBased on the Senior Physical Design Lead Tapeout Expert in Mountain View, CA vacancy
- ...Normal Computing in Mountain View is seeking an experienced Physical Design Engineer to own end-to-end silicon realization, from synthesis and floorplanning through timing signoff and GDSII tapeout. You will drive the backend flow, optimize PPA, and ensure signoff readiness...Senior
Normal Computing Corporation
Mountain View, CA2 days ago - ...Altera Corporation in San Jose, California, seeks a Senior Physical Design Lead — Execution to drive day-to-day physical design execution from floorplan through tapeout, across blocks and full-chip integration. You will own the schedule and quality, coordinate across...Senior
Altera
San Jose, CA14 hours ago - ...Normal Computing seeks a Lead RTL Design Engineer to lead the digital logic core of its thermodynamic... ...drive RTL from microarchitecture to tapeout, writing synthesizable SystemVerilog and coordinating with verification and physical design to meet area and timing...Senior
Normal Computing Corp.
Mountain View, CA4 days ago - ...Astera Labs is seeking a Principal Physical Design Engineer to own the RTL2GDS flow for high-performance connectivity SoCs. You will drive... ...will mentor engineers, define scalable methodologies, and lead tapeout execution from RTL to tapeout, ensuring PPA and time-to-market...Suggested
Astera Labs
San Jose, CA2 days ago - ...Acceler8 Talent seeks an experienced Physical Design Engineer to help develop a next-generation AI accelerator chip for LLM inference in... ...implementation, floorplanning, timing closure, power optimization, and tapeout readiness, working closely with RTL, architecture, and...Senior
Acceler8 Talent
Palo Alto, CA3 days ago - ...MatX Inc. in Mountain View, CA, is seeking silicon physical design engineers to develop high-performance, power-efficient silicon for GenAI. You will own subsystems and drive PD from RTL to tapeout, ensuring scalable, correct implementations. The role requires BS in...Senior
MatX Inc.
Mountain View, CA2 days ago - ...Physical Design (PnR) Lead Location: Sunnyvale, CA, US Avicena is developing high-speed parallel optical links built from arrays of microLED... ...Direct work with foundries and packaging teams through tapeout. Key Competencies Ownership: drives the chip to clean...Contract workFor contractors
Octopyd
Sunnyvale, CA7 hours ago - ...Silicon Valley (Mountain View), and London. The Role As the Physical Design Lead at Normal, you will lead the team that owns the end-to-end... ...floorplanning all the way through timing signoff and GDSII tapeout. Sitting at the intersection of custom ASIC design and our...
Normal Computing Corp.
Mountain View, CA2 days ago - ...eInfochips, an Arrow company, seeks an experienced physical design engineer to drive synthesis, PnR, and timing convergence for ASIC partitions on-site in San Jose, CA. You will work with architects, RTL, and DFT teams to ensure design signoffs and address EM/IR challenges...Senior
Einfochips
San Jose, CA2 days ago $192k - $278k
Lead effort for timing constraint creation and validation, timing analysis and timing Engineering... ...tool-related problems to Electronic Design Automation (EDA) vendors and deliver... ...STA activities for SOC.Experience leading physical design or STA flow/methodology to...Full timeWorldwideGoogle
Sunnyvale, CA2 days ago$214.1k - $309.8k
...industry. We're a global team of creative experts, bringing our unique backgrounds and bold... .... Because full product development—from design to qualification to production—is within... ...Electrical Engineering with 12+ years of Physical Design experience or Master’s Degree in Electrical...SeniorFull timeTemporary workLocal areaFlexible hoursCISCO Systems
San Jose, CA14 hours ago$231.5k - $341.08k
...edge of process technology and design methodology to deliver... ...Opportunity We are looking for a Physical Design Lead — Execution (Principal/Sr.... ...the finish line. This is a senior individual-contributor role... ...-path issue days before tapeout. This role sits on Altera's...Local areaShift work191 Altera Corporation
San Jose, CA3 days ago- ...Normal Computing seeks a Lead RTL Design Engineer to own the RTL from microarchitecture to tapeout and to drive the design team's execution. You will craft synthesizable... ...methodology, and align with architects and physical designers to meet timing and area constraints...
Normal Computing Corporation
Mountain View, CA1 day ago - ...Accliive is seeking a senior engineer in the United States (California, San Jose) to lead end-to-end Physical Design. You will drive synthesis, physical verification, timing closure, CTS optimization, P&R, and floorplanning while collaborating closely with IC Design and...Senior
Accliive Inc.
San Jose, CA20 hours ago - ...Mirafra Technologies is seeking an experienced Physical Design Signoff Engineer to drive timing, signoff closure, and power integrity for... ...Fusion Compiler, PrimeTime, RedHawk, and Calibre to ensure robust tapeout readiness. You will coordinate with PD, STA, synthesis, RTL,...Senior
Mirafra Technologies
Mountain View, CA2 days ago - ...Apple Inc. in Cupertino, CA is seeking a senior professional to design and implement next-generation GPU PD flows. You will drive physical design from RTL to tapeout, coordinating with FE teams and leading place-and-route efforts to optimize performance, power and area...
Apple
Cupertino, CA4 days ago - Strong experience in RTL synthesis using Cadence Genus/Fusion compiler, including SDC constraint development and QoR optimization (timing, area, power) Hands-on expertise in Static Timing Analysis using Tempus, including setup/hold closure, MMMC scenarios, OCV, and timing...Senior
ACL Digital
San Jose, CA2 days ago - ...looking for a Principal RFIC Design Engineer - Chip Lead to own top-level integration... ...level RF/analog performance, physical implementation, package interfaces, and tapeout readiness across RF, analog,... ...test functions. This is a senior technical leadership role for...
Oso Semiconductor Inc.
Mountain View, CA3 days ago $166.6k - $296k
...and AppleTV. We have an extraordinary opportunity for senior level engineers to drive and lead technical engagements between Apple and silicon... ...groundbreaking technologies.We are looking for a remarkable Physical Design Lead to work with a highly hardworking Custom Silicon...RelocationApple
Cupertino, CA4 days ago- ASIC Engineering Lead (Physical Design OR STA)Principal Level up to $550k, Master Level up to $880k total comp (base + bonus + stocks)Locations... ...values technical leadershipThe Role / ResponsibilitiesAs a senior technical leader, (NOTE: prior leadership experience NOT required...
CyberCoders
San Jose, CA2 days ago $231.5k - $341.08k
...Physical Design Implementation & Signoff Methodology Lead & ArchitectAbout AlteraAltera builds the programmable logic and adaptive computing solutions... ...signoff methodology that underpins every tapeout at Altera. This is a senior individual-contributor role for an engineer...SeniorAltera
San Jose, CA2 days ago- ...SiTime Corp. seeks a seasoned Principal Physical Design Engineer to lead physical implementation and signoff of complex digital blocks. You will own from synthesis to GDSII signoff, drive PPA and schedule outcomes, and establish best practices across programs. As a technical...
SiTime Corp.
Santa Clara, CA1 day ago $236k - $329k
...Senior UX Design Manager and Visual Design Lead, Google Ads Share Senior UX Design Manager and Visual Design Lead, Google Ads corporate_fare Google place New York, NY, USA ; Mountain View, CA, USA ; +1 more info_outline info_outline X Applicants in the County...SeniorGoogle
Mountain View, CA4 days ago$166.6k - $296k
...and AppleTV. We have an extraordinary opportunity for senior level engineers to drive and lead technical engagements between Apple and silicon... ...groundbreaking technologies. We are looking for a remarkable Physical Design Lead to work with a highly hardworking Custom Silicon...RelocationApple
Cupertino, CA3 days ago- ...powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions... ...years in the trenches of advanced-node physical design, where a 50ps timing violation... ...but a problem you own and solve before tapeout. The difference between a chip that...Senior
Synopsys, Inc.
Sunnyvale, CA1 day ago - ...Job Description Job Description Job Title: Computational Physics AI Expert Role Type: Contractor Location: Remote Job Overview We are seeking experienced Computational Physics Experts to contribute their technical expertise to a project focused on advancing...Remote jobFor contractors
YO AI Labs
Palo Alto, CA12 days ago - ...Annapurna Labs, part of Amazon, seeks an ASIC Physical Design Engineer in Cupertino to drive floorplanning, placement, integration, and tapeout for advanced SoCs. You will collaborate... ...RTL into robust physical designs, and lead DV/verification using Calibre, IC Validator...Senior
Amazon
Cupertino, CA2 days ago - ...SpaceX is seeking a Sr. SOC Physical Verification Engineer (Silicon Engineering) to lead full-chip DRC/LVS/ESD/PERC signoff, and to develop verification flows for... ...skills. You will collaborate across ASIC/design teams and with foundries to ensure robust tapeouts...Senior
StarLink
Palo Alto, CA19 hours ago - ...Lockheed Martin Space's Optical Talent Center seeks a Senior Opto-Mechanical Engineer to serve as a Certified Principle Engineering delegate for the structural design of an optical payload. You will own hardware deliverables and drive design updates with direction from...Senior
Lockheed Martin Corporation
Sunnyvale, CA3 days ago - ...Aviation Safety Expert Analyst – SeniorLocation: Sunnyvale, CAClearance: N/ACitizenship Requirement: YesReq #: 4113Salary: $50/hrJob Summary: Serve as an Aviation Expert Safety Analyst in support of the NASA/FAA ASRS contract. This is a Part-Time, Hourly position with...SeniorHourly payContract workPart timeImmediate startRelocationMonday to FridayFlexible hoursWeekend work
Craig Technologies
Sunnyvale, CA17 hours ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior Physical Design Lead Tapeout Expert. Be the first to apply!
Related searches
- fulfillment expert Mountain View, CA
- technology expert Mountain View, CA
- guest service support expert Mountain View, CA
- senior manager accounts payable Mountain View, CA
- senior cloud service delivery manager Mountain View, CA
- senior quantitative risk analyst Mountain View, CA
- senior software design engineer Mountain View, CA
- senior project architect Mountain View, CA
- senior director clinical development Mountain View, CA
- senior sales manager Mountain View, CA