Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

SoC Logic Design Engineer

$141.91k - $232.19k

Intel

Job Details:Job Description: The Role and ImpactJoin Intel's distinguished team as an SoC Logic Design Engineer. In this role, you will pioneer the development of cutting-edge System-on-Chip (SoC) solutions, contributing to Intel's mission of creating transformative technology that drives global innovation. As a key member of our team, you will have the opportunity to influence the architecture, design, and integration of next-generation SoCs. Your contributions will directly impact Intel's ability to deliver world-class products with optimal performance, power efficiency, and scalability, shaping the future of the semiconductor industry.Key Responsibilities- Develop high-quality logic designs, including Register Transfer Level (RTL) coding and simulations, for innovative SoCs.- Collaborate with architects to define and implement microarchitecture features of SoC blocks.- Integrate and validate Intellectual Property (IP) blocks and subsystems into full-chip SoC designs.- Perform quality checks and optimize designs to meet power, performance, area, and timing objectives, ensuring seamless production readiness.- Review verification plans to confirm design features are thoroughly verified and address any RTL test failures with corrective measures.- Employ secure development practices to mitigate security risks and maintain design integrity.- Work with IP providers to integrate and validate IPs at the SoC level.- Drive quality assurance compliance to enable efficient IP-SoC handoffs.Qualifications:Minimum QualificationsTo excel in this role, you must meet the following requirements:- Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field and 4+ years of relevant experience- OR Master's degree in Electrical Engineering, Computer Engineering, or a related field and 3+ years of relevant experience- OR PhD in Electrical Engineering, Computer Engineering, or a related field and 6+ months of experience.Experience must be in: - Expertise in RTL development, System Verilog, and SoC logic integration.- Proficiency in microarchitecture definition, logic design, and simulation.- Strong understanding of SoC design methodologies, including timing/power convergence and physical implementation.Preferred QualificationsCandidates with the following qualifications will have an advantage:- Hands-on experience with Python, Perl, or other scripting languages.- Familiarity with advanced Front-End RTL Design tools such as Lint, CDC, Synthesis, and Static Timing Analysis (STA).- Experience in validation development, pre-silicon testing, and DFT/DFD tools.- Knowledge of industry-standard IPs, fabrics, and UVM-based verification.We are looking for innovators passionate about advancing technology. Embark on a career journey where your work will leave a profound impact on the future of computing. Apply now and help Intel create world-changing technology.Job Type:Experienced HireShift:Shift 1 (United States of America)Primary Location: US, Oregon, HillsboroAdditional Locations:US, California, Santa Clara, US, Texas, AustinBusiness group:The Central Engineering Group (CEG) is Intel's data-driven organization that builds scalable engineering solutions across three pillars: Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry Enablement (supporting top customers and validating technologies). The team focuses on customer-driven, end-to-end solutions with short development cycles to deliver measurable business impact across Intel's product and foundry businesses.Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustN/ABenefitsWe offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel. Annual Salary Range for jobs which could be performed in the US: $141,910.00-232,190.00 USDThe range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.Work Model for this RoleThis role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.*ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.SummaryLocation: US, Oregon, Hillsboro; US, California, Santa Clara; US, Texas, AustinType: Full time

Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the SoC Logic Design Engineer in Santa Clara, CA vacancy
  •  ...cloud, and AI. Whether you’re designing next-gen processors, enabling...  ...motivated design verification engineer to join our growing team. As a...  ...contributor, you will be part of a SOC team to drive and improve AMD'...  ...and general computational logic design/verification conceptsExcellent... 
    Suggested

    AMD

    San Jose, CA
    9 hours ago
  • $164.47k - $269.1k

    Job Details:Job Description: About the RoleAs a Senior SoC Design Verification Engineer, you will lead verification efforts for complex system-on-chip...  ...will include but not limited to: Perform functional logic verification of integrated SoCs to ensure designs meet specifications... 
    Suggested
    Full time
    Local area
    Immediate start
    Worldwide
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  • $122.44k - $232.19k

    Job Details:Job Description: Develops the logic design, register transfer level (RTL) coding,...  ...ensure correctness of features. Supports SoC customers to ensure high quality...  ...experience in Computer Science or Computer Engineering or Electrical Engineering or related technical... 
    Suggested
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  •  ...Discrete GPU (Navi) and Instinct (HBM) based SOCs that are shipped by AMD's Radeon...  ...Console APUs using a flexible controller design as the base for all our IP. We are looking for an experienced, conscientious logic design engineer in the Dram Controller IP at AMD's... 
    Suggested
    Flexible hours

    AMD

    Santa Clara, CA
    2 days ago
  • $164.47k - $311.89k

     ...Details:Job Description: As a Physical Design Timing Engineer, you will play a pivotal role in shaping...  ...Intel's cutting-edge System-on-Chip (SoC) designs. Your expertise will directly...  ...architecture, clocking design, DFT and logic design teams to develop flows for chip... 
    Suggested
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $200k - $250k

    Job Title: Principal RTL Design Engineer - PCIe / CXL / High-Speed SoCLocation: Santa Clara, CACompensation...  .../ CXL / Ethernet / UALink, High-Speed SoC DesignPosition OverviewAs a Sr. Staff or...  ..., block-level functional verification, logical equivalence checking, and CDC/RDC.Solid... 

    CyberCoders

    Santa Clara, CA
    1 day ago
  • $134.39k - $201.3k

     ...shifting from systems-on-chip (SOCs) to systems of chips. In the...  ...that include custom silicon/ASIC design, system integrators, HBM...  ...ExpectThe Senior Staff SoC Design Engineer role focuses on SoC microarchitecture...  ...memory interfaces, and global logic such as reset, clocking, and... 
    Permanent employment
    Full time
    Internship
    Work from home
    Shift work

    Marvell

    Santa Clara, CA
    3 days ago
  • $110.6k - $140k

    DescriptionResponsibilities :Image sensor control or processing function design and verificationHigh speed interface (USB/MIPI) design and...  ....Knowledge of FPGA and emulation platforms.Knowledge of SOC architecture.Knowledge of assertion-based formal verification is... 

    Omnivision Technologies

    Santa Clara, CA
    4 days ago
  •  ...shape the future of AI and beyond. Together, we advance your career. THE ROLE: We are looking for an adaptive, self-motivative logic design engineer to join our growing mixed-signal high-speed IO team. As a key contributor, you will be part of a leading team that drives... 

    AMD

    Santa Clara, CA
    1 day ago
  •  ...candidate will be involved in the microarchitectural design and RTL implementation of Adaptive SoC and FPGA configuration system. THE PERSON:You are passionate...  ...functional coverage.Work closely with test engineers to implement design-for-test (DFT) and special FPGA test... 

    AMD

    San Jose, CA
    9 hours ago
  • $200k - $250k

    Job Title: Principal Design Verification Engineer - PCIe / High-Speed SoCLocation: Santa Clara, CACompensation: $200K - $250K base DOE plus bonus and...  ...total comp.)Requirements: Design Verification, High-Speed SoC, PCIe / UALink / SerDes, SystemVerilog, UVMPosition... 

    CyberCoders

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

    NVIDIA is looking for a Senior SOC Design Engineer to join our SOC Design team! At NVIDIA, you'll collaborate with brilliant minds to build cutting-edge GPUs and SOCs that power everything from AI to gaming! As a Senior SOC Design Engineer, you'll work at the forefront... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

    We are now looking for a Senior Logic Design Engineer!As a member of our CPU Logic Design Team, you will be responsible for the design of CPU on-chip and off-chip interconnect network, MP coherency and last-level and system caches, focusing on such tasks as micro-architectural... 
    Full time

    Nvidia

    Santa Clara, CA
    9 hours ago
  • $141.91k - $200.34k

     ...:Job Description: About the RoleJoin the Design Technology Platform (DTP) organization within Intel Foundry as part of the X-Chip SoC Full-Chip Integration team. This team plays...  ...Experience:Master's degree in electrical engineering or related field with minimum of 5 years... 
    Full time
    Work experience placement
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  • $141.91k - $200.34k

    Job Details:Job Description: Intel's HIPD team is looking for an experienced senior Logic design engineer to join the rapidly growing UCIE PHY IP for Intel's flagship datacenter/server designs.Responsibilities will include but not limited to:- Develops the logic design,... 
    Full time
    Work experience placement
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    9 hours ago
  • $136k - $218.5k

    We are now looking for a Senior Logic Design Engineer! As part of the DGX FPGA Logic Team, you will take charge of a section of FPGA/CPLD development, focusing on micro-architectural definition, RTL coding, logic debug, synthesis, and timing closure. Supporting verification... 
    Full time

    Nvidia

    Santa Clara, CA
    9 hours ago
  • $116k - $166k

     ...microarchitecture for digital designs within the TPU.Write performant...  ...'s degree in Electrical Engineering, Computer Engineering, Computer...  ...synchronous and asynchronous logic, state machines, and bus protocols...  ...Verdi or VCS.Experience with SOC implementation standards and interfaces... 
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  • $183k - $247.6k

    Annapurna Labs designs silicon and software that accelerates innovation. Customers choose...  ...help our customers change the world.Custom SoCs (System on Chip) live at the heart of AWS...  ...’re looking for an ASIC Physical Design Engineer to help us trail-blaze new technologies and... 
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    1 day ago
  • $138k - $198k

     ...verification of complex digital design blocks by fully understanding...  ...and interacting with design engineers to identify important verification...  ...in verifying digital logic at RTL using SystemVerilog/UVM...  ...Experience with three or more SoC projects/cycles.Experience verifying... 
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $105k - $260k

     ...performance RISC-V CPUs on the planet—designed for data center, AI, and edge...  ...opportunity to work alongside engineers who built iconic processors...  ...: Ventana Micro - YouTubeCPU/SOC Power Analysis & Optimization...  ...and linting tools, as well as logic synthesis and place and... 
    Contract work
    Work at office

    Ventana Micro Systems

    Cupertino, CA
    2 days ago
  • $220.92k - $311.89k

    Job Details:Job Description: The Role and ImpactWe are seeking a highly experienced a Director, SoC Design Engineering, to lead the functional verification efforts for cutting-edge system-on-chip (SoC) designs. In this strategic role, you will define and implement scalable... 
    Full time
    Work experience placement
    Local area
    Immediate start
    Worldwide
    Shift work
    Night shift

    Intel

    Santa Clara, CA
    2 days ago
  • $116k - $189.75k

     ...technology and dedication to excellence guide us. As an ASIC Design Engineer, you will build powerful SoC and GPU products. These products support everything...  ...Verilog), as well as entire front-end flows including logic synthesis, power, and timing analysis.Exposure to... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    2 days ago
  • $138k - $198k

     ...review clock control subsystem's design micro-architecture...  ...SystemVerilog RTL to implement logic for ASIC products according to...  ...Bachelor's degree in Electrical Engineering, Computer Engineering, Computer...  ...grained clock gating for low-power SoC optimization.Knowledge of processor... 
    Worldwide

    Google

    Sunnyvale, CA
    9 hours ago
  • $100k

     ...seniorities.We’re looking for a Timing Engineer to join our silicon team. In this...  ...for complex, high-performance designs. You’ll collaborate closely with logic, DFT, and physical design teams to...  ...high-performance RISC-V CPUs and AI SoCs.Advanced STA methodologies... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    2 days ago
  • Position:Physical Design Engineer II (eInfochips Inc)Job Description:What You'll Be Doing:Execute...  ...), power delivery network (PDN), and logical equivalence checking (LEC).Troubleshoot...  ...techniques.Experience in System-on-Chip (SoC) design and implementation.Expertise in... 
    Full time
    Work at office

    Arrow ECS

    San Jose, CA
    2 days ago
  • $116k - $166k

    Participate in the Physical Design (PD) of blocks for complex TPU chips...  ...'s degree in Electrical Engineering, Computer Engineering, Computer...  ...subchip level place and route for SoC or with multiple-cycles of SoC...  ...-architecture and practical logic circuits solutions, while... 
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  •  ...looking for an adaptive, self-motivated design engineer to be part of a leading team to drive and...  ...for high performance, low power FPGA/SOC.Combined Experience or relevant course work...  ...synthesis and static timing analysis.Logic synthesis, timing closure, logical equivalence... 
    Work experience placement

    AMD

    San Jose, CA
    3 days ago
  • $220.92k - $311.89k

    Job Details:Job Description: Intel’s AI SoC organization develops cutting-edge products...  ...data center accelerators. If you are an engineer with strong technical and communication skills...  ...hardware.Role OverviewAs a Lead Senior Design Engineer - AI SoC Development , you will... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

    We are now looking for an ASIC Design Engineer. NVIDIA is seeking best-in-class ASIC Design Engineers...  ...and implement the world’s leading SoC's and GPU's. This position offers the opportunity...  ...including RTL design, verification, logic synthesis, prototyping, DFT, timing... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

     ...looking for a motivated Senior Physical Design and Timing Engineer to join our dynamic and growing team....  ...low-power NVIDIA CPUs, GPUs, LPUs and SoCs at block level, cluster level, and/or...  ...chips from RTL/netlist to tapeout through logic synthesis, floorplanning, placement,... 
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to SoC Logic Design Engineer. Be the first to apply!