Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

RTL Design Engineer

Advanced Micro Devices Inc

WHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. THE ROLE:We are looking for an adaptive, self-motivated design engineer to be part of a leading team to drive and improve AMD's abilities to deliver the highest quality, industry-leading technologies to market. As a key contributor, you will focus on RTL design and validation of high-speed interfaces such as Chip-to-Chip interconnect and highly configurable mufti-protocol PHYs. The design engineering team furthers and encourages continuous technical innovation to showcase successes as well as facilitate continuous career development. THE PERSON:You have a passion for digital design, and verification. You are a team player, have strong analytical and problem-solving skills and are willing to learn and ready to take on problems. KEY RESPONSIBILITIES:Perform RTL design of digital components.Work with functional verification team to meet coverage and quality standards.Analyze/fix Lint and CDC errors of the components.Guarantee quality/timely deliverables meeting project’s schedule.Help to improve/automate design process.Support post-silicon product bring-up/debug.PREFERRED EXPERIENCE:Working experience in designing digital components for high performance, low power FPGA/SOC.Combined Experience or relevant course work in some of the following areas:SerDes/Memory/Chip-to-Chip interconnect PHY DesignsDesign of digital circuits and components using Verilog/System VerilogDebugging in digital and mixed-signal simulation environment.Power-optimization of digital designs. Multi-clock domain designs.Design constraints for synthesis and static timing analysis.Logic synthesis, timing closure, logical equivalence checking.Scripting languages such as Perl, Tcl, or Python. Use of AI for productivity enhancementExcellent verbal and interpersonal communication skillsACADEMIC CREDENTIALS:Bachelors or Masters degree in Computer engineering/Electrical Engineering LOCATION: San Jose, CAThis role is not eligible for visa sponsorship.#LI-TB2#LI-HYBRID Benefits offered are described: AMD benefits at a glance.AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.This posting is for an existing vacancy.

Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the RTL Design Engineer in San Jose, CA vacancy
  •  ...programmable embedded IP, resulting in final designs that meet product defined power,...  ...and experience collaborating with other engineers located in different sites/timezones. You...  ...failures to determine the root cause; work with RTL and firmware engineers to resolve design... 
    Suggested

    AMD

    San Jose, CA
    1 day ago
  •  ...Console APUs using a flexible controller design as the base for all our IP. We are looking...  ...experienced, conscientious logic design engineer in the Dram Controller IP at AMD's Santa...  ...design engineer with a strong background in RTL development and a commitment to advancing... 
    Suggested
    Flexible hours

    AMD

    Santa Clara, CA
    3 days ago
  •  ...beyond. Together, we advance your career. THE ROLE: AMD SerDes Technology team is searching for a passionate and innovative RTL design engineer to develop high-performance, multi-protocol wireline transceivers in state-of-the-art CMOS processes.THE PERSON:  You have an... 
    Suggested

    AMD

    San Jose, CA
    2 days ago
  • $121.9k - $195k

     ...The ideal candidate has a proven track record of delivering high-quality SystemVerilog RTL in advanced process nodes (5nm and below) and possesses a deep understanding of RTL Design, PPA optimization, clock domain crossing (CDC) analysis and Reset Domain crossing (RDC)... 
    Suggested
    Full time
    Local area

    Broadcom

    San Jose, CA
    4 days ago
  •  ...Together, we advance your career. THE ROLE:Join AMD's Silicon Design team to design and develop cutting-edge IPs for next-generation embedded products. As a Senior ASIC Design Engineer, you will own the complete RTL design lifecycle from micro-architecture specification... 
    Suggested

    AMD

    San Jose, CA
    3 days ago
  • $200k - $250k

    Job Title: Principal RTL Design Engineer - PCIe / CXL / High-Speed SoCLocation: Santa Clara, CACompensation: $200K - $250K base DOE plus bonus and RSUs ($300K - $350K+ total comp.)Requirements: RTL Design, Verilog / SystemVerilog, PCIe / CXL / Ethernet / UALink, High-Speed... 

    CyberCoders

    Santa Clara, CA
    2 days ago
  • $163k - $237k

    Lead the PCIe microarchitecture and RTL development, ensuring high-performance designs that strictly adhere to Power, Performance, and Area (PPA) targets...  ...Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a... 
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  • $163k - $236k

     ...create and review management and control subsystem's design microarchitecture specifications.Develop SystemVerilog RTL to implement logic for ASIC products according...  ...qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a... 
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $163k - $237k

    Engage in developing CPU cache subsystems, focusing on RTL design and microarchitecture for future CPU generations.Collaborate with performance...  ...area.Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or... 
    Worldwide

    Google

    Mountain View, CA
    2 days ago
  • Responsibilities: • Architect, design and implement new features, performance improvements...  ...is a plus. • Proficiency with hardware (RTL) design in Verilog, System Verilog, or VHDL...  ...work well with others and a belief that engineering is a team sport. • Knowledge of at least... 

    Baidu

    Sunnyvale, CA
    4 days ago
  • $192k - $279k

     ...property (IP) blocks seamlessly into complex silicon designs and multi-component subsystems.Execute production-grade RTL coding, debug intricate function and...  ...alignment across multi-disciplinary and multi-site engineering groups to resolve architectural issues and ensure... 
    Worldwide
    Night shift

    Google

    Mountain View, CA
    4 days ago
  • $138k - $197k

     ...quality, performant, and power-efficient RTL code primarily in SystemVerilog.Partner with...  ...the continuous enhancement of internal design tools, flows, and methodologies.Work...  ...qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science,... 
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $143.8k - $230k

     ...Account, please Sign-In before you apply. Job Description: Design Verification Engineer Broadcom's ASIC Products Division (APD), a worldwide...  ...responsible for analyzing and debugging simulation failures at the RTL and gate-level. The engineer must be knowledgeable of RTL,... 
    Full time
    Local area
    Worldwide

    Broadcom

    San Jose, CA
    2 days ago
  •  ...Job Description Job Description RTL Design Engineer Building AI chips that are hard-coded for individual model architectures. RTL Design Engineer As an RTL Engineer, you will be critical in ensuring that our AI chips operate correctly and efficiently.... 
    Work experience placement

    Ethan Alexander Group

    Cupertino, CA
    28 days ago
  • $163k - $237k

    Lead the microarchitecture and RTL execution to deliver high-performance network design components which meet strict power, performance and area (PPA) goals...  ...Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a... 
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  •  ...Azure, and Oracle.THE PERSON:We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability to...  ...verification expertise, excels in debugging intricate architecture/RTL issues, and is comfortable leading verification efforts... 

    AMD

    Santa Clara, CA
    5 days ago
  • $141.91k - $200.34k

     ...person on earth. We work every single day to design and manufacture silicon products that...  ...something wonderful.As an IP Verification Engineer, you will be working on UCIe Mixed-Signal...  ..., coverage, and improve methodologyRun RTL and gate level functional verification, debug... 
    Full time
    Work experience placement
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    9 hours ago
  • $100k

     ...contributors of all seniorities.Tenstorrent is seeking a SoC Physical Design Verification Engineer to drive full-chip signoff and ensure manufacturable, high-...  ...using standard industry PV tools, and collaborate across RTL, PD, CAD, and packaging teams to achieve successful... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    2 days ago
  • $141.91k - $200.34k

    Job Details:Job Description: Intel is seeking a Design Verification Engineer for the Silicon Chassis team. In this role, you will contribute to verification...  ...) and emulation or FPGA-based verification- Exposure to RTL concepts, physical design, or CAD tool flows- Prior work... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  • $168k - $264.5k

     ...computing.We are now looking for a motivated Senior Circuit Design Engineer in Power Modeling and Simulation to join our dynamic and growing...  ...Matlab/Simulink, Simplis, Spice, verilogAMS, mixed-signal RTL+spice, s-parameters, etc.Familiarity/experience with industry-standard... 
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  •  ...Job Description Job Description Digital Design Engineer focusing on high-performance analog-to-digital and digital-to-analog converters. Job responsibilities include RTL design, verification, behavioral modelling, support and assist with synthesis, timing closure and... 

    Omni Design Technologies

    Milpitas, CA
    25 days ago
  •  ...subsystem functionality, interconnects, interrupts, coherency, power management, and exception handling. Execute regressions, debug RTL/design issues, and drive functional and code coverage closure. Collaborate with Architecture, RTL, and Validation teams through... 

    ACL Digital

    San Jose, CA
    4 days ago
  • $164.47k - $311.89k

     ...Details:Job Description: About the RoleIntel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own...  ..., and memory subsystem behavior, with enough breadth in RTL, physical design, and CAD to contribute across traditional... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  •  ...Together, we advance your career. THE ROLE: As a Senior CPU Design Verification Engineer, you will join a CPU testbench infrastructure team...  ...domains)Experience with SystemVerilog and UVMFamiliarity with RTL design (Verilog or equivalent)Scripting experience (Python,... 

    AMD

    Santa Clara, CA
    5 days ago
  • $124k - $208.4k

     ...Come build with us!Role and ResponsibilitiesAs a Senior GPU Design Verification Engineer - GCDV, you will contribute to the verification of top-...  ...SystemVerilog and C++, developing test code in parallel with RTL, and applying constrained-random testing, coverage-driven verification... 
    Hourly pay
    Full time
    Relocation

    Samsung Semiconductor

    San Jose, CA
    2 days ago
  • $116k - $189.75k

    We are now looking for an ASIC Design Efficiency Engineer! NVIDIA is seeking extraordinary methodology engineers to design hardware accelerators...  ...fully verified, high performance, area and power efficient RTL to achieve design targets.Collaborate with architects, designers... 
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  • $116k - $189.75k

     ...technology and dedication to excellence guide us. As an ASIC Design Engineer, you will build powerful SoC and GPU products. These products...  ...and implementing high-performance, and area and power-efficient RTL to meet strictly defined development targets and specifications... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    3 days ago
  • $122.44k - $232.19k

    Job Details:Job Description: Develops the logic design, register transfer level (RTL) coding, and simulation for mixed signal and/or highspeed IPs...  ...1+ years of experience in Computer Science or Computer Engineering or Electrical Engineering or related technical discipline... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  •  ...satellite AFEs using SystemVerilog language.Interface with analog design team and chip DV team to develop and support analog/mixed signal...  ..., buffering and amplification, etc.Understand good coding of RTL of digital design (eg clock divider, decoder, FSM, etc) and testbench... 
    Full time
    Local area

    Broadcom

    San Jose, CA
    3 days ago
  • $100k

     ...seniorities.Tenstorrent is seeking an exceptional Senior-level Physical Design Engineer to drive top-level implementation of our complex AI and CPU...  ...across disciplines, working effectively with architecture, RTL, and packaging teams.Passionate about optimizing chip-level... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to RTL Design Engineer. Be the first to apply!