Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Design Verification Engineer

$143.8k - $230k
Full-time

Broadcom

Please Note:

  1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
  2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description: Design Verification Engineer Broadcom's ASIC Products Division (APD), a worldwide leader in the design of complex custom ASICs and embedded IP, is looking for an experienced verification engineer that will be responsible for modeling and verification activities related to complex digital and mixed signal (MXS) IP blocks used in Broadcom’s ASIC developments. The engineer will be responsible for defining verification plans and environment architecture, developing test cases and test bench components, coverage analysis and closure, and debug. This position may involve working with emulation and FPGA prototyping platforms and leading efforts in evaluating and driving the adoption of advanced verification methodologies/flows. The engineer will be expected to develop functional models to facilitate the block, system, and ASIC level verification. The candidate must work closely with the design teams and EDA vendors to accomplish the modeling and verification tasks. The candidate must have experience using SystemVerilog and UVM, designing verification components including UVM agents, checkers, and behavioral models. Experience with implementing and achieving coverage goals by developing random & directed test cases, and SystemVerilog Assertions. This engineer will be responsible for analyzing and debugging simulation failures at the RTL and gate-level. The engineer must be knowledgeable of RTL, gate-level netlists, and SDF and capable of analyzing such formats in the verification context. Requirements: 12+ years of experience with verification concepts and architectures for complex digital and MXS circuits Experience verifying designs at the block and system levels. Experience with complex digital and mixed-signal circuits (PLL, DLL, ADC, DAC) Experience debugging RTL and gate-level netlists, analyzing schematic diagrams of analog / MXS circuits Experience using SystemVerilog and advanced verification concepts and methodologies (UVM, SVA) Experience with Synopsys, Cadence, and Mentor simulations tools Demonstrated ability to plan and deploy complex, reusable, and scalable verification environments Experience with Perl/Python and Tcl or other scripting languages Experience with version control systems (DesignSync, git) Superior writing, grammar, and verbal communication skills Excellent problem solver; develops and employs automated processes where applicable Worked independently and in a global team and dynamic environment in a highly visible role Possesses ability to learn and adapt to new tools and methodologies on the fly Must have legal authorization to work in the US It is a plus if the candidate has expertise in one or more of the following areas: Experience with hardware design and debug Experience with emulation (Palladium, Veloce, Zebu) and FPGA (Xilinx) platforms Formal verification concepts / experience is a plus Experience with verifying iJTAG network using ICL and PDL in the Tessent tool a plus Experience with co-simulation a plus Education and Experience required: BS in Electrical Engineering / Computer Engineering and 12+ years of related experience; or an MS in Electrical Engineering / Computer Engineering and 10+ years of related experience. Compensation and Benefits The annual base salary range for this position is USD 143,800.00 To USD 230,000.00 As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements. Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence. Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law. If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Vacancy posted 2 hours ago
Similar jobs that could be interesting for youBased on the Design Verification Engineer in San Jose, CA vacancy
  • $152.5k - $219.2k

     ...help each other grow. Because full product development-from design to qualification to production-is within our team, we're able...  ...of the digital world. Your Impact As an ASIC Design Verification Engineer, you will play a critical role in developing Cisco's revolutionary... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco

    San Jose, CA
    1 day ago
  •  ...Position: Design Verification Engineer (Einfochips) Job Description: Experience: 6+ Years Location: San Jose CA Job Description: What candidate will Be Doing: At-least 6+ years of experience in  System Verilog HVL and C++/C... 
    Suggested
    Full time
    Temporary work
    Work at office

    Arrow ECS

    San Jose, CA
    4 days ago
  • $87.4k - $132k

     ...Position: Design Verification Engineer (eInfochips Inc) Job Description: What You'll Be Doing: Strong SV/UVM expertise AXI/NOC/Ethernet/PCIe/UCIe Switch expertise is needed CPU ARM/RISC-V with C knowledge Regression & Coverage Closure... 
    Suggested
    Hourly pay
    Full time
    Temporary work
    Work experience placement
    Work at office
    Night shift

    Arrow ECS

    San Jose, CA
    1 day ago
  • $130k - $192k

     ...Recruiting- 24 Years of Semiconductor Recruiting. Functional verification of complex designs. Responsible for verification from test planning, test...  ...Employment type Full-time Job function Job function Engineering and Design Industries Semiconductor Manufacturing Referrals... 
    Suggested
    Full time
    H1b

    Tara Technical Solutions (TTS)

    San Jose, CA
    2 days ago
  •  ...detail? As part of our Silicon Technologies group, you'll help design and manufacture our next-generation, high-performance, power...  ...all the things they love with their devices. The DFT Design Verification Engineer will be on a team which is responsible for the complete DFT... 
    Suggested

    Apple

    Cupertino, CA
    2 days ago
  •  ...bring passion and dedication to our job and when you are a part of that team there's no telling what you could accomplish. Design Verification Engineers at Apple are responsible for verifying the functionality and performance of Apple's premier SOCs. This is a critical job... 

    Apple

    Santa Clara, CA
    5 days ago
  • $97.7k - $182.62k

     ...job and more exclusive features. Direct message the job poster from Capgemini Engineering About the Job You're Considering Join a collaborative and forward-thinking team as a Design Verification Engineer, contributing to the validation of advanced System-on-Chip (SoC)... 
    16 hours
    Full time
    Local area

    Capgemini Engineering

    Santa Clara, CA
    4 days ago
  • $142.2k - $213.4k

     ...Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group CPU...  ...you will work with chip architects, chip designers, implementation engineers and test engineers...  ...defining and implementing SOC level verification on large designs. ~ Experience in... 
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    1 day ago
  •  ...Opportunity: We are seeking a highly motivated and skilled FPGA Verification Engineer to join our dynamic team, working on state of the art...  ...you will be responsible for the verification of complex FPGA designs, ensuring their functionality, performance, and reliability.... 
    Contract work

    CirrusLabs

    Santa Clara, CA
    4 days ago
  • $80 - $90 per hour

     ...$90.00/hr Direct message the job poster from Infotree Global Solutions We are looking for an adaptive, self-motivative Design Verification Engineer to join our growing team. As a key contributor, you will be part of a leading team to drive and improve client's abilities... 
    16 hours
    Contract work

    Infotree Global Solutions

    Santa Clara, CA
    5 days ago
  •  ...Experience with Verilog, System Verilog, and modern verification libraries like UVM 10+ years of ASIC design verification experience Experience / Background...  ...TCL is a plus Collaborate with architects, hardware engineers, and firmware engineers to understand the new... 

    Infobahn Softworld

    Santa Clara, CA
    1 day ago
  •  ...Join to apply for the Design Verification Engineer role at Quest Global Quest Global delivers world‑class end‑to‑end engineering solutions by leveraging deep industry knowledge and digital expertise. The company solves complex challenges across aerospace & defense, automotive... 
    Full time

    QuEST Global

    San Jose, CA
    2 days ago
  •  ...Job Title Architect and create verification environments using System-Verilog and Universal verification methodology-UVM IPs and SoCs with embedded CPUs and analog mixed-signal interfaces. Develop test plans and coverage metrics from specifications and writing block... 

    Staffing the Universe

    Santa Clara, CA
    5 days ago
  • $115k - $268k

     ...computing. Join us and be part of one of the most exciting semiconductor startups in the industry. We are hiring multiple Design Verification engineers to advance our innovative RISC-V processors and subsystems. Role: Develop and execute verification plans for units and... 
    Contract work

    Ventana Micro Systems

    Cupertino, CA
    2 days ago
  • $180k - $230k

     ...with world class talent. We are looking for talented engineers and leaders who have an entrepreneurial spirit and want to drive their design from concept to silicon to their next car. Summary: As a Senior ASIC Verification Engineer, you will be responsible for all aspects... 
    Flexible hours

    Ethernovia

    San Jose, CA
    4 days ago
  • $142.6k - $206.5k

     ...development, which includes participating in high-level product specifications, logic/RTL design and implementation, RTL verification, IP FPGA validation and debugging. As Lead DV Engineer focusing on IP Verification & Validation, you will be responsible for carrying out... 
    Local area
    Shift work

    Altera

    San Jose, CA
    5 days ago
  •  ...modems and transceiver link controllers that power communication for millions of users worldwide. **Description** As a Design Verification Engineer, you'll be at the center of our silicon design group's verification efforts, ensuring the quality and reliability of next... 
    Worldwide
    Night shift

    Apple

    Sunnyvale, CA
    3 days ago
  • $119.8k - $258k

     ...We are looking for a Design Verification Engineer to support SoC-level verification of advanced high-speed and security IP. This role involves close collaboration with design and architecture teams to verify complex digital systems. Responsibilities Develop and execute... 
    Full time

    Sintegra

    Sunnyvale, CA
    5 days ago
  • $2,000 per month

     ...hardware for frontier intelligence. We co-design chips, racks, software, and...  ...top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure...  ...Job Summary We are seeking a Design Verification Engineer to join our Internal IP DV team... 
    Work at office
    Relocation package
    Night shift

    Etched

    San Jose, CA
    22 days ago
  • $2,000 per month

     ...hardware for frontier intelligence. We co-design chips, racks, software, and...  ...top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure...  ...Job Summary We are seeking a Design Verification Engineer to join our Systems/Performance... 
    Work at office
    Relocation package

    Etched

    San Jose, CA
    28 days ago
  • $200k - $400k

     ...Job Description Job Description Sr. Design Verification Engineer We are seeking a Sr. Design Verification Engineer to help verify and deliver next-generation AI SoC platforms. In this role, you will work closely with architects, RTL designers, software engineers... 
    Permanent employment
    Temporary work

    Actalent

    Santa Clara, CA
    13 days ago
  • $2,000 per month

     ...hardware for frontier intelligence. We co-design chips, racks, software, and...  ...top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure...  ...Job Summary We are seeking a Design Verification Engineer to join our Interface IP DV team... 
    Work at office
    Relocation package

    Etched

    San Jose, CA
    28 days ago
  • $95.9k - $149.6k

     ...What We Are Looking For: ~ Execute complete verification project in the role senior engineer with hands on experience, mentoring, client communication...  ...provider of product engineering and semiconductor design services. A rich history of over two decades, with over... 
    Hourly pay
    Full time
    Temporary work
    Work experience placement
    Work at office
    Night shift
    San Jose, CA
    27 days ago
  • $158.6k - $317.8k

     ...Position Title: Design Verification Engineer, Principal (Confidential Client) Location: Santa Clara, CA | Onsite Employment Type: Permanent Compensation Salary: $158,600 - $317,800/yr Variable Compensation: Base, bonus, RSUs, Refresher RSUs Position... 
    Permanent employment

    YK Solutions LLC

    Santa Clara, CA
    2 days ago
  • $138k - $317.8k

     ...Position Title: Principal, Design Verification Engineer, UAL and PCIe Subsystems (Confidential Client) Location: Santa Clara, CA | Onsite Employment Type: Permanent Compensation Salary: $138,000 - $317,800/yr Bonus: Base, bonus, RSU, refresher RSUs Position... 
    Permanent employment

    YK Solutions LLC

    Santa Clara, CA
    a month ago
  • $158.6k - $317.8k

     ...create scalable, secure, and user-friendly applications. As we continue to grow, we’re looking for a skilled Principal Design Verification Engineer to join our dynamic team and contribute to our mission of transforming business processes through technology. This... 
    Full time
    Local area
    Immediate start
    Visa sponsorship
    Relocation package

    Bright Vision Technologies

    Santa Clara, CA
    2 days ago
  • $200k - $330k

     ...Job Description Job Description About the role We're looking for a experienced Design Verification engineer with at least 5 years of pre-silicon verification experience in end to end verification for complex IP, subsystems, and/or SoC system level verification from... 
    H1b
    Visa sponsorship
    Work visa
    Flexible hours
    Night shift

    DensityAI

    Mountain View, CA
    17 days ago
  • $209k - $230k

     ...more at We are looking for a Principal Emulation Engineer with hands-on experience verifying protocols on...  ...be at ease creating environments to enable verification teams to stress test ASICs, as well as debugging design, environment, transactor, and code issues. The candidate... 
    Immediate start
    Relocation
    Flexible hours

    Astera Labs

    San Jose, CA
    1 day ago
  • $50 - $60 per hour

     ...A leading technology recruitment firm is seeking a SystemC / TLM Verification Engineer to support pre-silicon modeling and validation for advanced SoC platforms. The ideal candidate will develop SystemC models, validate performance, and collaborate with cross-functional... 
    Hourly pay
    Contract work

    TPI Global Solutions

    Santa Clara, CA
    1 day ago
  • $180k - $230k

     ...with world class talent. We are looking for talented engineers and leaders who have an entrepreneurial spirit and want to drive their design from concept to silicon to their next car. Summary: As a Senior ASIC Verification Engineer, you will be responsible for all aspects... 
    Flexible hours

    Ethernovia

    San Jose, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Design Verification Engineer. Be the first to apply!