Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Design Verification (DV) Engineer

$200k - $330k

DensityAI

Job Description

Job Description

About the role

We're looking for a experienced Design Verification engineer with at least 5 years of pre-silicon verification experience in end to end verification for complex IP, subsystems, and/or SoC system level verification from plan to functional closure. This is a senior individual-contributor role and you'll partner closely with our HW-design and software teams, driving DensityAI's AI accelerator program from first silicon through scale-out

What you'll do
  • Own an entire testing domain based on your expertise

  • Develop end to end testing strategy from IP to SOC-level and to emulation for our AI accelerator silicon

  • Use and develop AI-assisted tool flows to accelerate verification and emulation timeline

What we're looking for
  • 5+ years of experience in one or more of the following:

    • Block Level/Sub System Verification

    • CPU Subsystem/IP integration

    • SoC/full-chip Verification

    • Emulation testing

    • DMA/NoC Verification

    • Multi-SoC/Die to Die protocol verification

  • Debug for functional closure of complex design or SOCs

  • Proven records on end-to-end pre-silicon verification ownership and deliverables

  • Strong Interest in optimizing Verification techniques and life cycle using the latest agentic/AI assisted flows

  • Exceptional abilities in analyzing and understanding specification from both hardware and software perspectives

  • Well-versed in UVM methodology and testbench architecture

  • Ability to define clear goals and milestones to meet aggressive timelines and quickly adapt to a dynamic design life cycle

  • Self driven and passionate, with a strong sense of respectful team collaboration

  • Flexible Mindset to jump in and contribute to multiple domains within verification as needed

  • (Optional) RISC-V, formal verification, emulation platforms (Palladium, Veloce, or equivalent), or post-silicon bring-up

Compensation

Final offers depend on level, location, and skills relevant to the role. Additional compensation: equity grant per company guidelines; medical / dental / vision; 401(k); standard PTO.

Visa Sponsorship

DensityAI sponsors qualified candidates for H-1B, O-1, TN, E-3, and other employment-based visas, and we welcome applicants on F-1 OPT and STEM-OPT. Work authorization is required at start; we provide immigration support to secure or transfer status.

Export Controls

Aspects of this role may involve access to information subject to U.S. export controls (EAR/ITAR). We may discuss licensing or scope adjustments during the interview.

Equal Opportunity

DensityAI is an Equal Opportunity Employer. We do not discriminate on the basis of race, color, religious creed, national origin, ancestry, physical or mental disability, medical condition, genetic information, marital status, sex, gender, gender identity, gender expression, age (40+), sexual orientation, military or veteran status, pregnancy, or any other status protected by law. We comply with the California CROWN Act and provide reasonable accommodations on request.

Full compensation packages are based on candidate experience and relevant certifications.

California pay range

$200,000—$330,000 USD

Compensation

Final offers depend on level, location, and skills relevant to the role. Additional compensation: equity grant per company guidelines; medical / dental / vision; 401(k); standard PTO.

Visa Sponsorship

DensityAI sponsors qualified candidates for H-1B, O-1, TN, E-3, and other employment-based visas, and we welcome applicants on F-1 OPT and STEM-OPT. Work authorization is required at start; we provide immigration support to secure or transfer status.

Export Controls

Aspects of this role may involve access to information subject to U.S. export controls (EAR/ITAR). We may discuss licensing or scope adjustments during the interview.

Equal Opportunity

DensityAI is an Equal Opportunity Employer. We do not discriminate on the basis of race, color, religious creed, national origin, ancestry, physical or mental disability, medical condition, genetic information, marital status, sex, gender, gender identity, gender expression, age (40+), sexual orientation, military or veteran status, pregnancy, or any other status protected by law. We comply with the California CROWN Act and provide reasonable accommodations on request.

Vacancy posted 15 days ago
Similar jobs that could be interesting for youBased on the Design Verification (DV) Engineer in Mountain View, CA vacancy
  • $120k - $275k

     ...workloads for AGI. MatX is seeking silicon micro-architects and design engineers to join our team as we create best-in-class silicon for high-...  ..., and package-level functionality. * Work across Top-level DV, Palladium emulation, lab validation, and package validation... 
    Suggested
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    1 day ago
  •  ...communication for millions of users worldwide. **Description** As a Design Verification Engineer, you'll be at the center of our silicon design group's...  .../perl. + Highly proficient in developing and establishing DV Methodologies. + Experience in using LLMs and MCPs. +... 
    Suggested
    Worldwide
    Night shift

    Apple

    Sunnyvale, CA
    2 days ago
  •  ...Senior Verification Engineer Voltai is developing world models, and agents to learn, evaluate, plan...  ...and semiconductors where AI can design and create beyond human cognitive limits...  ...teams to integrate AI models into existing DV environments. Contribute to product... 
    Suggested

    Voltai

    Palo Alto, CA
    4 days ago
  • $120k - $225k

     ...Design Verification Engineer We're hiring experienced Design Verification Engineers to play a key role in developing and verifying the designs...  ...Verification at Mythic: At Mythic, our Design Verification (DV) team is central to ensuring the correctness and... 
    Suggested

    Mythic

    Palo Alto, CA
    4 days ago
  •  ...systems and semiconductors where AI can design and create beyond human cognitive limits...  ...correctness using model checking, property verification, and equivalence analysis. You’ll...  ...research teams to develop hybrid formal engines that reason about AI‑generated hardware... 
    Suggested

    Voltai

    Palo Alto, CA
    3 days ago
  • $120k - $243k

     ...ASIC verification engineer This role has been designed as ''Onsite' with an expectation that you will primarily work from an HPE office. Who We Are: Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help... 
    Work experience placement
    Work at office
    Local area
    Immediate start

    Hewlett Packard Enterprise Development LP

    Sunnyvale, CA
    3 days ago
  • $120k - $212.5k

     ...years ahead in AI quality and availability. We build the full stack-from silicon and rack design through compilers, kernels, and ML models. We are seeking a Formal Verification Engineer to bring rigorous mathematical guarantees to our hardware and software at every layer... 
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours
    Shift work

    MatX

    Mountain View, CA
    1 day ago
  • $167.1k - $250.7k

     ...Design Verification Engineer As a Design Verification Engineer, you will work with Chip Architects to validate the concepts of CPU and SOC level...  ...Execute Verification Plans, including Design Bring-up, DV environment Bring-up, Regressions enabling all features under... 
    Work experience placement

    Qualcomm

    Santa Clara, CA
    4 days ago
  •  ...technology from concept through production. As a Wireless Radio Verification Engineer, you'll ensure first-time-right silicon success through...  ...existence mechanisms. Working at the intersection of digital design and RF/mixed-signal-modeled systems, you'll lead cross-functional... 
    Worldwide

    Apple

    Sunnyvale, CA
    3 days ago
  •  ...of that team there's no telling what you could accomplish. Design Verification Engineers at Apple are responsible for verifying the functionality and...  ...exciting designs that are part of our team. Joining SOC DV allows you to focus deeply on one main IP or expand your breadth... 

    Apple

    Cupertino, CA
    4 days ago
  • $119.8k - $258k

     ...We are looking for a Design Verification Engineer to support SoC-level verification of advanced high-speed and security IP. This role involves close collaboration with design and architecture teams to verify complex digital systems. Responsibilities Develop and execute... 
    Full time

    Sintegra

    Sunnyvale, CA
    4 days ago
  • $152.5k - $219.2k

     ...Because full product development-from design to qualification to production-is within...  ...world. Your Impact As an ASIC Design Verification Engineer, you will play a critical role in...  ...solutions. You'll architect and develop DV infrastructure, create and execute comprehensive... 
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco

    San Jose, CA
    5 days ago
  •  ...and Oracle. THE PERSON: We are seeking a high-impact Design Verification Engineer with strong technical depth, ownership, and the ability to...  ...-site environment Ability to mentor and guide junior DV engineers ACADEMIC CREDENTIALS Bachelor's Degree... 

    Advanced Micro Devices , Inc.

    Santa Clara, CA
    1 day ago
  • $102.1k - $202.2k

     ...Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft's...  ...within SCHIE is responsible for design, development, manufacturing and packaging...  ...importance. To achieve this goal, the Verification & Validation team is instrumental in defining... 
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide

    Microsoft Corporation

    Mountain View, CA
    3 days ago
  • $136k - $218.5k

     ...NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world's leading GPUs and SoCs. This...  ...in development and deployment of agentic AI frameworks for DV workflows such as stimulus generation, regression triage, debug... 
    Work experience placement
    Remote work

    NVIDIA

    Santa Clara, CA
    4 days ago
  •  ...Job Title Design Verification Engineer Job Description Responsibilities (depends on the detailed assignment, the candidate may actually carry...  ...feature verification for a CPU block; Work with a team of DV engineers in development of all test cases, checkers,... 

    Netpace

    Santa Clara, CA
    4 days ago
  • $164.47k - $311.89k

     ...Description: About the Role Intel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own...  ...software teams. This position requires strong technical depth in DV methodologies, protocol verification, and memory subsystem... 
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    5 days ago
  •  ...Job Ti tle: Design Verification Engineer Location: Sunnyvale, CA Job Type: Full-time Work Arrangement: Onsite role, Work from Client Office - 5 days a week Interview: Two rounds of Video interview Job Description: We are seeking a talented... 
    Full time
    Work at office

    Abode Tech Zone

    Sunnyvale, CA
    2 days ago
  •  ...Senior Design Verification Engineer Location: On-site in Santa Clara, CA Job Type: Full-Time Client is an innovative high-tech startup delivering...  ...Strong experience in ASIC design verification flows and DV methodologies. Experience working with cross-functional... 
    Full time

    InterSources

    Santa Clara, CA
    4 days ago
  • $135k - $155k

     ...is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING) At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink,... 
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    5 days ago
  • $175k - $215k

     ...ASIC Design Verification Engineer Waymo is an autonomous driving technology company with the mission to be the world's most trusted driver. Since its start as the Google Self-Driving Car Project in 2009, Waymo has focused on building the Waymo Driver—The World's Most... 
    Full time
    Remote work

    Waymo

    Mountain View, CA
    4 days ago
  •  ...Design Verification Engineer Responsibilities will include developing the verification environment; developing test plans and verifying the function...  ..., we are looking for someone with 1. Min 7+ years of DV experience, with several complete and successful FPGA design... 

    Software Technology Inc

    Santa Clara, CA
    4 days ago
  •  ...Silicon Technologies group, you'll help design and manufacture our next-generation,...  ...love with their devices. The DFT Design Verification Engineer will be on a team which is responsible...  ...Understanding of Design Verification (DV) methodologies for verifying DFT implementation... 

    Apple

    Cupertino, CA
    1 day ago
  •  ...Job Title: Design Verification Engineer Location: San Jose, CA Job Description: We are seeking DV engineers to verify complex internal IP blocks such as compute engines, accelerators, and custom logic within SoC environments. Key Responsibilities... 

    Lorven Technologies

    San Jose, CA
    5 days ago
  •  ...testbenches to acceleration/emulation platforms. Partition verification environments between host and emulator while maintaining...  ...waveform and emulator debug tools. Collaborate closely with RTL designers, DV engineers, architects, firmware, and software teams to accelerate... 

    RICEFW Technologies

    Menlo Park, CA
    4 days ago
  • $142.6k - $206.5k

     ...development, which includes participating in high-level product specifications, logic/RTL design and implementation, RTL verification, IP FPGA validation and debugging. As Lead DV Engineer focusing on IP Verification & Validation, you will be responsible for carrying out... 
    Local area
    Shift work

    Altera

    San Jose, CA
    4 days ago
  •  ...Design Verification Engineer Imagine being part of a team that's redefining the future of mobility—where your ideas don't just sit in a lab but...  ...party protocol verification IP. Help enhance the overall DV methodology by analyzing third-party verification tools.... 

    Indie Co.

    San Jose, CA
    4 days ago
  •  ...Design Verification Engineer Location: Mountain View CA Strong understanding of SV and UVM and good debugging skills. Understanding of AMBA protocols. Understand design specs and develop test plans based on functional and architectural requirements. Build... 

    Kasmo Global

    Mountain View, CA
    4 days ago
  • $119.8k - $234.7k

     ...Overview Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft's expanding Cloud...  ...achieve this goal, the AI Silicon Engineering (AISiE) SoC Design Verification team is instrumental in defining and delivering operational... 
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide

    Microsoft Corporation

    Mountain View, CA
    3 days ago
  •  ...Design Verification Engineer Location: Sunnyvale, CA Visa Type: C2C allowed We need someone with experience either in Block or SoC level verification with hands-on on UVM / OVM and strong C/ C++ coding skills Required: ~7+ years of ASIC verification experience... 

    Omega Solutions Inc

    Sunnyvale, CA
    4 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Design Verification (DV) Engineer. Be the first to apply!