Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Logic Design Engineer

Advanced Micro Devices Inc

WHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. THE ROLE: We are looking for an adaptive, self-motivative logic design engineer to join our growing mixed-signal high-speed IO team. As a key contributor, you will be part of a leading team that drives and improves AMD's ability to deliver the highest quality, industry-leading technologies to the market. The Design Engineering team furthers and encourages continuous technical innovation to showcase successes as well as facilitate continuous career development. THE PERSON:The successful candidate will possess excellent analytical and critical thinking skills with strong attention to detail, demonstrate the initiative and ability to independently drive tasks to successful completion, and communicate effectively across teams and stakeholders. They will bring a collaborative, team-first mindset, contribute positively to a fast-paced environment, and have the ability to mentor and guide junior engineers, fostering both technical growth and team success.KEY RESPONSIBILITIES:Analyze complex digital design problems and propose architecture/micro-architecture solutionsDevelop Verilog RTL and Functional Behavioral ModelsDrive/develop ASIC design flows and scriptsCreate microarchitecture specificationsWork with the Design Verification team to ensure functional correctnessWork with the Physical Design team to ensure proper implementation of the design along with timing closureDeliver improvements, optimization, and power-saving enhancementsSupport silicon bring-up and diagnosticsPREFERRED EXPERIENCE:Proven experience in analog mixed-signal design from specification to successful siliconExperience in high-speed interfaces such as DDR, GDDR, HBM, and high-speed SERDES.Experience in designs with multiple power domainsExperience in designs with multiple clock domainsExperience in behavior modeling for Analog Circuits.Experience in industry-standard ASIC CAD tools for simulation, synthesis, STA, CDC, UPF, power estimation, etc.ACADEMIC CREDENTIALS:BS/ MS in electrical engineering or equivalent preferredLOCATION:Santa Clara, CA#LI-PA1#LI-HybridThis role is not eligible for visa sponsorship.Benefits offered are described: AMD benefits at a glance.AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.This posting is for an existing vacancy.

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Logic Design Engineer in Santa Clara, CA vacancy
  •  ...discrete graphics, Data Center GPUs and Game Console APUs using a flexible controller design as the base for all our IP. We are looking for an experienced, conscientious logic design engineer in the Dram Controller IP at AMD's Santa Clara Design Center. You will be working... 
    Suggested
    Flexible hours

    AMD

    Santa Clara, CA
    2 days ago
  • $141.91k - $232.19k

    Job Details:Job Description: The Role and ImpactJoin Intel's distinguished team as an SoC Logic Design Engineer. In this role, you will pioneer the development of cutting-edge System-on-Chip (SoC) solutions, contributing to Intel's mission of creating transformative technology... 
    Suggested
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $122.44k - $232.19k

    Job Details:Job Description: Develops the logic design, register transfer level (RTL) coding, and simulation for mixed signal and/or highspeed...  ...with 1+ years of experience in Computer Science or Computer Engineering or Electrical Engineering or related technical discipline2+... 
    Suggested
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

    We are now looking for a Senior Logic Design Engineer! As part of the DGX FPGA Logic Team, you will take charge of a section of FPGA/CPLD development, focusing on micro-architectural definition, RTL coding, logic debug, synthesis, and timing closure. Supporting verification... 
    Suggested
    Full time

    Nvidia

    Santa Clara, CA
    6 hours ago
  • $141.91k - $200.34k

    Job Details:Job Description: Intel's HIPD team is looking for an experienced senior Logic design engineer to join the rapidly growing UCIE PHY IP for Intel's flagship datacenter/server designs.Responsibilities will include but not limited to:- Develops the logic design,... 
    Suggested
    Full time
    Work experience placement
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    6 hours ago
  • $136k - $218.5k

    We are now looking for a Senior Logic Design Engineer!As a member of our CPU Logic Design Team, you will be responsible for the design of CPU on-chip and off-chip interconnect network, MP coherency and last-level and system caches, focusing on such tasks as micro-architectural... 
    Full time

    Nvidia

    Santa Clara, CA
    6 hours ago
  • $138k - $198k

    Plan the verification of complex digital design blocks by fully understanding the design...  ...specification and interacting with design engineers to identify important verification scenarios...  ....Experience in verifying digital logic at RTL using SystemVerilog/UVM for ASICs.... 
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  •  ...computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI...  ...adaptive, self-motivated design verification engineer to join our growing team. As a key contributor...  ...methodology and general computational logic design/verification conceptsExcellent... 

    AMD

    San Jose, CA
    6 hours ago
  • $164.47k - $269.1k

    Job Details:Job Description: About the RoleAs a Senior SoC Design Verification Engineer, you will lead verification efforts for complex system-on-...  ...will include but not limited to: Perform functional logic verification of integrated SoCs to ensure designs meet specifications... 
    Full time
    Local area
    Immediate start
    Worldwide
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  • $163k - $237k

     ...Number Modeling (RNM) or SystemVerilog-AMS.Design, implement, and maintain scalable UVM-...  ...:Bachelor's degree in Electrical Engineering, Computer Engineering, or a related technical...  ...), communication systems, or arithmetic logic blocks.Experience with scripting in Python... 
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $100k

     ...contributors of all seniorities.We’re looking for a Timing Engineer to join our silicon team. In this role, you’ll drive...  ...analysis and closure for complex, high-performance designs. You’ll collaborate closely with logic, DFT, and physical design teams to debug constraints,... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    2 days ago
  • Position:Physical Design Engineer II (eInfochips Inc)Job Description:What You'll Be Doing:Execute synthesis, PNR, and STA for assigned partitions...  ...and IR (EMIR), power delivery network (PDN), and logical equivalence checking (LEC).Troubleshoot flow issues and collaborate... 
    Full time
    Work at office

    Arrow ECS

    San Jose, CA
    2 days ago
  • $138k - $198k

     ...create and review clock control subsystem's design micro-architecture specifications.Develop SystemVerilog RTL to implement logic for ASIC products according to established...  ...qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a... 
    Worldwide

    Google

    Sunnyvale, CA
    6 hours ago
  • $116k - $166k

    Participate in the Physical Design (PD) of blocks for complex TPU chips.Contribute to the...  ...:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science,...  ...innovative micro-architecture and practical logic circuits solutions, while evaluating design... 
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  •  ...career. THE ROLE:We are looking for an adaptive, self-motivated design engineer to be part of a leading team to drive and improve AMD's...  ...designs.Design constraints for synthesis and static timing analysis.Logic synthesis, timing closure, logical equivalence checking.... 
    Work experience placement

    AMD

    San Jose, CA
    3 days ago
  • $155k - $222.6k

     ...powering Cisco’s core Switching, Routing, and Wireless products. We design networking hardware for enterprises, service providers, the...  ...Masters +3 years of related experienceExperience with RTL design and logic blocks.Experience working with EDA tools like Innovus, Tempus/... 
    Full time
    Temporary work
    Local area
    Worldwide
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago
  • $116k - $189.75k

     ...advanced process nodes. Our team drives IP design, and verification for chips of unmatched...  ...efficiency. Unlike typical VLSI roles, engineers here directly shape products that define...  ...would be beneficial.Experience with RTL, logic synthesis, and familiarity with place and... 
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $116k - $189.75k

    We are now looking for an ASIC Design Efficiency Engineer! NVIDIA is seeking extraordinary methodology engineers to design hardware accelerators...  ...SystemVerilog or similar HDL.You have a solid understanding of logic design and computer architecture.Strong interpersonal... 
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $116k - $189.75k

     ...technology and dedication to excellence guide us. As an ASIC Design Engineer, you will build powerful SoC and GPU products. These products...  ...development (Verilog), as well as entire front-end flows including logic synthesis, power, and timing analysis.Exposure to Digital... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    2 days ago
  • $172k - $216k

     ...benefits of sustainable air mobility. We are designing, manufacturing, and operating an all-...  .../ MS / PhD in a related scientific or engineering field.8+ years experience in complex systems...  ...with MATLAB, Simulink for control logic and numerical propulsion system simulation... 
    Local area

    Archer Aviation

    San Jose, CA
    6 hours ago
  •  ...Technology team is searching for a passionate and innovative RTL design engineer to develop high-performance, multi-protocol wireline...  ...-off and silicon bring-upPREFERRED EXPERIENCE:  Proficient in logic design concepts and RTL coding using Verilog/System VerilogProficient... 

    AMD

    San Jose, CA
    1 day ago
  •  ...devices. Working across a multi-site, global engineering organization, you will drive high-...  ...PERSON:You are passionate about digital design and advanced verification methodologies....  ...understanding of computer architecture and logic designKnowledge of Verilog, system... 

    AMD

    San Jose, CA
    2 days ago
  • $168k - $264.5k

     ...The Digital IP (DIP) group at NVIDIA develops IP for every chip designed at NVIDIA. This group works closely with internal SOC design,...  ...circuit design, supervising layout implementation, physical and logical verification, and debug of SRAM macros.SRAM compiler development... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $152.5k - $219.2k

     ...grow. Because full product development-from design to qualification to production-is within...  ...Impact As an ASIC Design Verification Engineer, you will play a critical role in...  ...Qualifications Experience with forwarding logic, parsers, or P4. Experience using... 
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco

    San Jose, CA
    2 days ago
  • $168k - $336k

     ...inspiring the world to learn, communicate and advance faster than ever.What’s Encouraged Daily:As a Senior ASIC Design Engineer and domain expert, you will perform logic design across the full ASIC lifecycle from specifications and microarchitecture to design, integration,... 
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    4 days ago
  • $168k - $264.5k

    We are now looking for a motivated Senior Circuit Design Engineer to join our dynamic and growing team. If you are looking for a challenging...  ...plusExposure to flash ADC design is a plusExperience with RTL, logic synthesis and verification, knowledge of Place and Route, and... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

     ...clocks group is looking for a top-notch ASIC engineer to join the team. The Team is responsible...  .... The team collaborates with the front design team to understand the clocking...  ...relevant work experience.Deep understanding of logic optimization techniques and PPA trade-offs... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    1 day ago
  • $168k - $264.5k

    We are looking for a Senior CPU Design Engineer! NVIDIA is seeking best-in-class CPU Design Engineers to design the world’s leading CPUs. This...  ...team to ensure that the design is functional. Exercise logic design skills to optimize and meet performance, timing and power... 
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    2 days ago
  • $168k - $264.5k

    We are now looking for a Senior ASIC Design Engineer.NVIDIA is seeking ASIC Design Engineers to implement the world’s leading SoC's and GPU'...  ...understanding of ASIC design flow including RTL design, verification, logic synthesis and timing analysis.Exposure to Digital systems and... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

     ...the world.We are now looking for a motivated Senior Physical Design and Timing Engineer to join our dynamic and growing team. If you want to...  ...blocks, IPs, or chips from RTL/netlist to tapeout through logic synthesis, floorplanning, placement, clock-tree synthesis,... 
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Logic Design Engineer. Be the first to apply!